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1. INTRODUCTION 
The STDN Ranging Equipment operates in conjunction Nith other ground station equip- 
ment to provide precision range and doppler measurements for a wide variety of 
fpaceborne vehicles. Operating with vehicles carrying an S-band phase-locked 
transponder, the Ranging Equipment provides unambi;;uous range data at distances 
greater than 500,000 k. lometers, and nondestructive doppler data for ca r r i e r  doppler 
frequencies up to  230 kHz. The system is designed ftw vehicle dynamics of over 
15,000 meters/sec aid 150 meters/sec/sec. The ra!::mg system employes sinusoidal 
modulation and extremely narrowband processing techniques to provide high accuracy 
range data with low received signal strength. 
1 -1/1-2 
2. DESIGN SUMMARY 
2.1 SYSTEM OBJECTIVES 
'1 ne Ranging Equipment (RE) described provides the N I S A  Spaceflight Tracking rind 
Data Network (STDK) with precision ranging and carrier doppler measurcrncnt capn- 
biiity for spacecraft. ' 'his equipment provides ranging determination for spacecraft 
up to  greater than SS.;~,  000 kilometckrs and data for range rate determination for 
S-band r a r r i e r  dopp:er shifts up to *230 kHz correspnpding to range rates up to 
15,300 meters/sec. 
The equipment: 
Providia range data to an accuracy of 1.0 meter r m s  with a resolution 
of 0.15 meter 
Provides nondestructive carrier doppler data to an incremental accuracy 
of 0.01 cycics rms with a resolwion of O . O O ?  cycles 
Provides rapid automatic acquisition 
Provides display of range and doppler data 
Provides self-test features for calibration and maintenance 
Is fully compatible with existing and planned spaccborne and ground- 
based equipment 
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Figure 2 .2 .1 -1 .  Ranging Equipment, Range Measurement Concept. 
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2 .2  MEASUREMENT CONCEPTS 
2 .2 .1  RANGE 
The ranging system (Figure 2.2.1-1) employs a harmonic tone M dvefol,rn, cox. ned 
::ith an ARC (Ambiguity Resolving Code), and uses phase delay measurement kch- 
niques for range determination. Each output range value is independent of previous 
values and is  an unambigcous measure of total phase d3lay in units nominally equal 
to 0.15 meter. Each octput range value corresponds l o  the instantaneous phase 
delay of the major range tone at the time specified by the output data time tag within 
*25 nanoseconds. (Major range tone signal flow is  further illustrated in Figure 
4.7.2-1. *) 
Rate aid signals, derived from the ca r r i e r  doppler, 
tone tracking ci Scuits to: 
r e  used by the major range 
0 Minimize initial phase lock acquisition time 
0 Minimize loop phase lag e r ro r s  due to signal dynamics 
0 Allow use of very narrow bandwidths to reduze receiver noise e r rors .  
Minor range tones and digital phase matching techniques are employed for resolving 
cyclic ambiguities of the major range tone. A nseudo-random ARC is employed for 
resolving ambiguities of the lowest frequency (10 Hz) minor range tone. The minor 
range tones or the ARC subcarrier are used to modulate the car r ie r  during the range 
ambiguity resolving process, but all baseband powrr is concentrated in the major 
range tone during the period of accurate ranging after ambiguities a r e  resolved. 
A third-order PLL (phase lock loop) is used as a tracking filter for the major range 
tone. A rate aid signal is supplied to the PLL to permit the use of a very narrow 
loop bandwidth without causing excessive lag e r ro r  due to signal dynamics. 
The rate aid signal is generated by a rate aid synthesizer using a biased ca r r i e r  
doppler signal and system reference signals. The input/output doppler ratio of the 
rate aid synthesizer is selectable to pro\.ide sufficiently accurate rate aid over the? 
assigned range of car r ie r  frequencies. 
The phase difference between the transmitted range tonc and the filtercd output of 
the PLL at 500 kHz i s  translated to 20 kHz for line phase measurement using a 
PDM (Phase Data Multiplier). 
.- 
*For convenience bound i n  AI . ;~  ndix A.  
The instantaneous phme difference between the 20 kHz reference and data signals is 
containcd in the +2000 scaler 111 the PDM at tl.? t ime of axis crossing of the 20 kiJz 
reference signal. 
is obtained through a separate +2300 counter which is synchronized to the 20 kHz  PDM 
input s ignal . 
For actual dt!ta output, however, this instantaneous phas, dat? 
The scaler  count is read out to a buffer to be formatted for disp!ay and for external 
use. Phase delay is obtained as the ratio of the incremental count m, dii.ided by 
the counts per  cycle M, and is directly convertible to time delay as: 
t = T (m/BQ) 
V 
Where: 
t = Vernier time delay value 
T = 2 x 10 
V 
-6 sec, the period of the 500 kHz range tone 
m = Count value 
M = 2000, the counter scaling ratio 
The range increment size is given by T/M and is 1 nanosecond (nominally 0.15 
meter). 
A count of integer cycles of phase delay of the 500 M z  range tone is obtained by 
readout, at 10 pps, of the contents of a +50,000 counter which opcrates on the 500 
k'Iz square wave used in the Digital Range Tone Extractor (DRTE) and which resets 
at  a 10 pps rate in synchronism with the DRTE. 
The ambiguity interval of thc delay data is extended beyond 0 . 1  second (corrcspmd 
to the 10 Hz range tone) by readout of the difference in phasing of the transmitted 
and local Ambiguity Resr>l\.ing Codes. 
The combination of wholc. eyc>lc count and incremental cycle count is pro\.ided in 
one output data word which gi\,(>s a round-trip range tone delay value with x resolution 
(increment size) of 1 nanosccond and uhich is unambigiov 
proximately :J5!), 000 k m ) .  
to  6.3  seconds (ap- 
Each output is "on t ime" ;ind iildcpendc>nt oi a11 other sampled range values. 
Thc dopplcr data s js tcm ( + o U l l i ;  i..creniental cycles of car r ie r  dopL:er (in 0.001 
cyclc incrcnicnts) and pro \  idm ;i non-destructive on-time readout of the 
2-4 
instantaneous accumulated count. This pro\ ;c!es non-destructive doppler data with 
a uniform 0.1 second sampling interval. Dop~ la r  counts can be continuously accu- 
mulated for 156 minutes at the maximum doppler. 
The doppler dats system (Figure 2.2.2- 1) accepts an arbitrarily biased doppler 
signal from the MFR (together with reference signals from the exciter and M F h  
synthesizer and from the system frequency standard) and provides an output doppler 
signal with a 70 MHz bias. This output-bias-plus-doppler signal is translated to 
a 1.0 MHz bias frequency and then tracked b_ i phasr. lock loop which acts as  phase 
data multiplier. The resultant bias-plus-multiplied-doppler signal, which is 
available at the kput of the c250 counter in the PDM feedback circuit, i s  then trans- 
lated to a new bias frequency at two phases separated 90’. The two phases of the 
60 MHz i57.5 MHz data signal are then employed in a high-speed counter for read- 
out and display. The two different phase& allow digitiLing in 1/4-cycle increments. 
This 1/4-cycle incremenbing coupled with the prior mu1;ipIication by 250 provides an 
overall resolutio I (increment size) of 0.001 cycle of the input data. (Total overall 
system frequency coherence and signal flow is further illustrated in Figure 4.1-1. 
vcxo 
48.675 
-- 
PTOME ALL F AEDUENCIES IN MHZ REF OISPLAY OUTPUT 
O P ’ A  
NOTE (K K‘ - 1)  b(fl * Id 
‘igure 2.2.2-1. Doppler Measurement Concept 
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2.3 SIMPLIFIED FUNCTIONAL DESCRIPTION 
Utiiizing the measurement principles described previously, the STDN Ranging 
Equipment has been configured into a system as shown in Figure 2.3-1. * This 
0 Range Measurement 
0 Doppler Measurement 
0 Test Simulator 
Range Simulator 
Doppler Simulator 
0 hterface/Control 
These functions are described below; 
0 Fixed Frequency Synthesizer 
detailed des 
system is basically comprised of the following functions: 
ription of th implementation 
of these functions i s  given in Paragraph 3.2. 
2.3.1 FMED FREQUENCY SYNTHESIZER 
The 5.0 MHz station frequency standard in the Station Timing System is used to 
derive all the reference signals required within the Ranging Equipment. The 40 
M H z  output from the Fixed Frequency Synthesizer is used to generate the range 
tones and also a 400 KHz reference signal from the Modulation Combiner. The 
reference signals generated within the Fixed Frequency Synthesizer are used to 
derive both range ad doppler data and also to provide the synthetic signals for 
simulation of the equipment. Using 5 MHz station f L  quency staudard to derive 
both the reference frequencies and range tones provides frequency coherence with 
the Station Equipment. 
2.3.2 RANGE MEASUREAIENT 
The range measarement equipment which is essentially the  equipment on the left- 
hand side of the block diagram (Figure 2.3-1), performs two basic functions: 
e Range Signal Generation 
Range Determination 
The 10 pps timing pulse from the Station Timing System is used to synchronize 
these functions. 
*For convenience bound in Appndix A. 
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2.3.2.1 
comprised of the Range Tone Generator, Transmit Ambiguity Resolving Code (ARC) 
Generator and Modulation Combiner, produces the signals and the modulation wave- 
form to the Station Exciter necessary for the unambiguous measurement of range. 
RANGE SIGNAL GENERATION - The range signal generation equlp?.ient, 
From the 40 MHz reference signal the Range Tone Generator derives the major 
range tones at 500 kHz, 100 kHz, and 20 kHz: the minor range tones at 4 kHz, 
800 Hz,  160 Hz, 40 Hn, and 10 Hz; and generates a separate 500 kHz and 100 kHz 
signal used in the Modulation Combiner to provide a 4PO kHz reference signal. 
The 10 pps signal f r o r  the Station A iming System is used to synchronize a data 
re&d-out control wiihin the Range Tone Generator and distributed to the Transmit 
ARC Geiierator, the i3ange Counter and Doppler Counter. 
The ARC Generator provides 1023 bit pseudo-random code sequence at 160 bits per 
second. It pro\ ;des an output pulse at the start of c -cch transmitted ARC cycle for 
synchronization I f  the Range Counter and provides a 10 pps signal to the Local ARC 
Generator for it., synchronization. 
The Modulation Combiner performs the functions of: 
1. 
2. 
3. 
Complementing all minor tones below 4 kliz onto the 4 kHz 
Modulation of the 4 kHz tone, when required, with the pseudo-random ARC 
Combining selected range tones and/or the subcarrier for use by the 
exciter to modulate the transmitted ca r r i e r  
4. 
5. 
Generation of a 160 Hz ARC clock signal 
Generation of a 400 kHz reference signal. 
2.3.2.2 RANGE DETERhIINATION - From modulation present on the Multi- 
Function Rcceiver (MFR) 110 hIHz intermediate frequency signal, target range 
is determined, displayed on the Ranging equipment console, and transmitted in a 
32 bit format LO the Station Tracking Data Formattcr. The Range Demodulator, 
Rate Aid Synthesizer, Range Tone Processor, Phase Data Multiplier, Digital 
Range Tone Extractor (DRTE), Local ARC Generator, and Range Counter make 
this determination. 
The Range Demodulator is used to demodulate and level control thc major tones, 
minor tones, complemented minor tones and .4RC modulated 4 kHz subcarrier as 
received from the IF signal of the MFR. Level control is accomplished using a 
coherent AGC technique (based on the major range tone power derived in the Ixange 
Tone Processor) with gain adjustment performed prior to demodulation. 
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The function of the Rate Aid Synthesizer is to develop signals which consist of a bias 
frequency plus approximate major range tone dappler for the Range Tone Procec: ;or. 
These signals are developed by dividing the extracted carrier doppler (from Doppler 
Extractor) by a number approximately q ~ d  to the frequency ratio of the rc=c.ived 
carrier to the range tone frequency. This is used to cancel the frequency clynamics 
on the received major tones, thereby allowing the use of very  narrowband tone track- 
ing filters with small lag e r r o r s  due to doppler dynamics. This unit also provides a 
500 kHz rate aided signal for range simulation purposes. 
The Range Tone Processor (RTP) performs all analog operations associated with 
acquisition and tracking of the ranging signals. Tbe R T P  receives the combined 
ranging signals from the Range Demodulator and controls the acquisition and 
tracking of these signals using signals generated in the DRTE and the Local ARC 
Generator. The RTP employs a rate-aided PLL in tracking the received major 
range tone and produces a 500 kHz output signal for use by the Phase Data Multiplier, 
the DRTE, and the Range Counter. 
The DRTE uses the input 500 kHz tone in the synthesis of the lower frequency range 
tones and the 160 pps a6 a clock for the Local ARC Generator. Phasing of the synthe- 
sized signals is controlled by the DRTE to obtain a phase match between the 
synthesized and received signals. The DRTE produces a 10 pps signal which is 
synchroiious with the simultaneous axis crossings of the synthesized range tones. 
A reset signal i s  produced and is used to synchronize the reset of both the Local 
and Transmit ARC Generators. 
The Local ARC Generator uses the 160 pps clock from the DRTE in producing a 
replica of the transmitted ARC. The timing of the syn+hesized ARC is controlled 
by a signal from the Transmit ARC. An output reference pulse to the Range 
Counter is produced at  the start  of each local ARC cycle. 
The Phase Data Multiplier translates the phase difference between the data and 
reference 500 kHz range tones to a set of data and reference 20 kHz signals and 
multiplies the resultant data signal phase and frequency t 2000. The resultant 
40 MHz signal is used in the Range Counter to obtain a 500 kHz range tone phase 
delay resolution of 1/2000 of a cycle. 
The Range Cour!ier generates output range values using clock and reference pulses 
supplied by the PDM and DRTE and by the Transmit and Local ARC Generators. 
The data output to the Tracking Data Formatter is a 32-bit binary word, while the 
output to the operation control panel display is an IO-character BCD word. A 
10 pps signal is also sent to the Tracking Data Formatter to indicate the period 
of valid data taking. 
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2.3.3 DOPPLER MEASUREMENT 
The doppler measurement is  performed by the Doppler Extractor, Doppler Multi- 
plier, and Doppler Counter. Doppler data is derived from the selected '%est" 
VCXO signal from the Multi-Function Receiver. This data is  transmitted AS 42 
bit binary information to the Tracking Data Formatter and is also displayed on the 
operating console of the Ranging Equipment. 
The Doppler Extractor and 'CO Select are shown separately on the Functional Block 
Diagram (Figure 2.3-1) for clarity in explaining their functions. The VCO Select logic 
compares the AGC from both channels of the MFR and selects t!e strongest VCO signal. 
The MFR lock signal is used as an inhibit signal in the VCO elt!ct logic in the event 
that the MFR-VCO signal selected is not in a lock mode. The Doppler Extractor 
utilizes the selected VCO signal, the synthesizer sir ;a1 (160.6-185.6 MHz) from the 
MFR and a mul iple of the Exciter transmitted f r e c e n c y  (FT /32 = 63.3-66.2 MHz) 
to produce a "bi is-plus-doppler" signal at 70 + 0.23 MHz. This "bias-plus-doppler" 
signal is used by the Rate Aid Synthesizer as described in the previous section. 
The Doppler Multiplier takes the 70 MHz signal, and using 19Q MEA and 69 MHz 
reference signals produces a new '%ias-plus-muitiplied-dopplert' at 60 MHz 
* 57.5 MHe. The signal is sent to the Doppler Counter in two phases separated 
90°. This phasing of the signal permits the Dopper Counter to provide an increment 
size of l / P c y c l e  of multiplied doppler. 
The Doppler Counter continuously accumulates a count of axis c: .sings of the 
bias-plus-multiplied-doppler signal and provides a 10 per  secona readout of the 
instantaneous cumulative count, including the residual 1/4-cjvIe increments. This 
provides a combined increment size of 0.90i cycle of the input doppler. The data 
output for external use by the Tracking Dat; Formatter is a 42-bit binary word. A 
separate output data word is provided for decimal display of the count accumulated in 
a 0.1 second interval. The display is  updated once every 0.4 seconds. 
2.3.4 TEST SIMULATOR 
The simulator, containing a doppler simulator and a Range Simulator, provides test 
signals for exercising the Ranging Equipment to verify proper operation. Thc 
Ranging Equipmcnt can be configured, in conjunction with the Test Simulator, to 
check operption of all components of the Doppler Data Extractor and the Range 
Extractor. Table 2.3.4-1 lists the operating and test modes with mode identification 
numbers. 
The Doppler Simulator generates a set of signals :or use in the Doppler Extractor. 
Appropriate combinations nf these signals and signals from the R E  interface a r e  
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MODE NUl’vlJ3ER 
1 F 2 
! 
1 a. 
b. I 
MODE FUNCTION 
NORMAL OPERATE 
BYPASS SIMULATE 
~ 
, 
Doppler and Dynamic Range Test 
Doppler o r  Static Range Test 
i 
3 I 
a. i b. i 
NORMAL SIMULATE 
Doppler and Dynamic Range Test 
Doppler or Static Range Test 
selected for use in the Doppler Extractor for each mode listed in Table 2.3.4-1. 
Signal connections within the Doppler Simulator and Doppler Extractor are changed 
as required to obtain the several test modes. 
The Range Simulator, comprised of the Simulation Range Signal Generator and 
Test Modulator, generates a set of ranging signals (range tones and ARC) identical 
to those produced by Range Signal generation (Paragraph 2.3.2),  but with selectable 
sxatic or dynamic delay. Its output signal is equivalent to the output 110 MHz car r ie r  
of the Multi-F’unction Receiver. 
The Rate Aid Synthesizer provides an auxiliary output which provides a source of 
p9pe r ly  scaled dynamics for the ranging signals. 
2 . 3 . 5  INTERFACE/CONTROL 
The Lnterface/Control logic circuitry is used to transfer commands from the Station 
Computer tc  the Ranging Equipment and to command verification and status monitoring 
f rom the Ranging Equipment to the computer. The Interface,’Control logic also pro- 
vides Ranging EqLii.ment status to the Tracking Data Formatter. Table 2.3.5-1 
deiir.es the C P ~ .  mand and control signals from the computer in  addition to the other 
s t a t i o n  e?* ! p e n t  signals used by the Ranging Equipment. Table 2.3.5-2 defines the 
signals ,-om the ranging equipment to t h e  station equipment. 
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Reference 
IF 
A t X -  I 
A O C - 3  
vcxo-I 
Lock- I 
To 
Range Tcmr Crncratoi 
oupplcr W n r c t o r  
Dopprcr Extractor 
Range Demodulator 
Doppler Extractor  
Doppler Extractor 
Doppler Extractor  
DoppIcr fattactor 
Ihypler Ewmctor 
see abor 
Frcq. Ranp: l V i . 6  to 
185.6 mz. in 2.: kl ' t  
steps 
into io  ohms 
Level: Y clBm 2 IIB 
REMARKS 
Carrler for nnge tolws 
See ebnw 
l'sed fnr s-b.ad dopplcr 
extraction 
See abow 
Indkatlon on:* 
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Table 2.3.5-2. Ranging Equipment Signale to Station Equipment 
FFlOY 
Data proats8vr 
control paael 
Range CormOer 
Control Loglc 
Range Counter 
control LogIc 
Doppler Counter 
Control Logic 
Control IAglc 
Doppler 
Extractar 
Doppler Multi- 
PI ler 
To 
Computer 
Computer 
Computer 
Computer 
Computer 
Computer 
Compotrr 
Computer 
Tracking Dnta 
Formatter 
T- Data 
Formatter 
Tracking Data 
Formatter 
Trrdrlng Data 
Formatter 
Tracking Data 
Formatter 
Tracking Data 
Formatter 
Trnckin~ Deb 
Formatter 
TrackAng Data 
Formatter 
Tracking Data 
Fmnatter 
CUARACTCSRIFRCS 
Level 0 to 4V p to p oont. 
adjddde. lnto So ohms 
Dry. 1/2  amp'eloeura 
Dry. 1/2 amp eloaure 
Dry. I/2 amp clwce 
Dry. l /2 amp closure 
Dry. 1/2 amp c l ~ u r e  
Dry. 1/2 amp c l m r  
32 bits Standard Logic 
Lewl 
Z b i t e ~ L O g l C  
Level 
1 bit Standard Logic 
Level 
42 bits Standard Logtc 
LCWl 
1 blt Standnrd 
Irvel 
1 bit Stanrkn! L q l c  
LeWl 
1 hlt Stanrlsrd Logic 
tevel 
1.n n.23 >ME 
status indlcauan regardleas d 
LOCAL or COMPUTER Control 
B t  is se t  when all tows have 
k e n  acquired and first mrqp 
word is h r  orcputtiae: 
der nguired by Computer 
Information a l m  requlred by 
Computer 
Blt La net when BWFR lack - 1 .  -2 
s1lPI.l recelwd and Counter in 
n w l y  to output. Blt shall appear 
on 6 separate pins 
Set by p O o t t l ~ n  of Onc-\Vay/Two- 
\\rv Selector Sraltrh 
Vuut be displayed for  I00 r n l l l l -  
WCOnd8 from time of h u l  t. Blts 
ahall appear m 6 seprate plna 
Temporary unge to satlnfy tntcrtrn 
statlon conflguntlon 
Indlcates pert03 of mlld dah 
1 
Rangc Coumter Tracking Data 
Formotter 
10 ppo 
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2.4 SYSTEM OPERATION 
2.4.1 OPERATIONAL CHARACTERISTICS 
2.4.1.1 
hybrid ranging technique that employs side-tones and a pseudo-random bfnary- 
encoded ambiguity resolving code. The available ranging tones are: 500 W e ,  
100 kHz, 20 IrHz, 4 ld i t ,  800 Hz, 160 Hz, 40 Hz, and 10 Hz. 
RANGE MEASUREMENT - Range measurement is performed using a 
Any one of the three highest available tones :lay be selected 88 the major tone wed 
to obtain range data resolution. i h r ing  ranging operations, the selected major tone 
is transmitted continuously and the lower tones are sequentially applied to resolve 
range ambiguities. For transmission, the 800 Hz tone is complemented on the high 
eide of the 4 kHz and thus becomes 4.8 H e .  The thrpe lowest tones are transmitted 
double sidebaud-suppressed carrier using the 4 kH7 Lone as a subcarrier. This 
eliminates modulation components close to the carrier which could degrade ca r r i e r  
acquisition and tracking. The lowest sidetone (10 He) gives an auAbiguity interval 
of 0.1 eec, approximately 15,000 kilometers. 
An ambiguity resolving code (ARC) having a length of 1023 bits is bi-phase modulated 
on the 4 kHz tone. The code bit rate of l60/sec gives a code period of 6.39375 
seconds, corresponding to an unambiguous range of approximately 958,000 kilometers. 
However, the range word readout size of 32 bits limits the maximum range readout 
to 644,000 km. 
Ranging signal delay is measured with a t ime increment size of 1 nanosecond 
corresponding to an approximate range increment size of 0.15 meter. 
2.4.1.2 DOPPLER MEASUREMENT - Doppler measurement consists of a periodic 
readout (lO/sec) of a continuously accumulated count of cycle increment8 of a doppler- 
plus-bias signal. Frequency translation and multiplication, provide a resoWion of 
1000 increments per  cycle of extracted-carrier doppler. 
2.4.1.3 RATE AIDED TRACKING - Rate-aided tracking is used to permlt the 
using of a narrow bandwidth range tone tracking PLL with severe signal dynamics. 
A rate-aid signal is synthesized from the extracted dcppler-plus-bias signal with 
a fractional error of 1 part in 17,600, or  less. As a result, the PLL bandwidth 
can be very narrow to minimize noise error in the output range data without incurring 
excessive lag e r ro r  for range acceleration magnitudes of 150 meter/sec o r  less. 2 
2.4.1.4 
phase lock and amplitude lock to the major range tone, the successive application of 
minor range tones and the ARC to modulate the up-link ca r r i e r ,  and matching the 
locally generated counterpart signals to the returned modulation signal. 
ACQUISITION PROCESS CONTROL - The acquisition process requires 
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The process is initiated after receipt of exciter ready status from the Exciter and a 
phase lock status from the MFR. 
The operator can select .?ptions for controlling the sequence of steps and the integration 
time for each correlation of local and returned signals. The selectable options 
are: I! automatic, Operator, or computer control of the sequence of application of 
tones and ARC; and 2) automatic or operator control of integration time (and the 
resultant adjustment) for each correlation. 
2.4.1.5 SIMULATION - The Test Simulator provides the means for exercising 
the doppler and range data extraction functions of the Ranging Equipment. A static 
value of range can be inneerted at the control panel for a check of range output data fox 
normal signal routing or with the transmitter/transponder/receiver path by-passed. 
In addition, a doppler value can be inserted at the control panel for a check of doppler 
output data. The resultant extracted doppler signal can be used in the Range Simulator 
to obtain coherf .ly related doppler data and change of the range data. In this mode, 
a dynamic range is simulated. This can also be accomp! .hed either in conjunction 
with the MFR and Ekciter o r  with them bypassed. 
2.4.2 OPERATIONAL SEQUENCE 
The basic Ranging Equipment operational sequence for a tracking operation comprises 
a preparation sequence and an acquisition sequence. 
2.4.2.1 
tone is selected; if necessary the align-nent of minor range tones, and the setting of 
the Range Calibration Adjust (zero-set) are checked and adjusted. After completion 
of alignment and zero-set operations, the equipment controls are set for initiation 
of ranging operations upon receipt of exciter ready and receiver lock status bits. 
PREPARATION SEQUENCE - During the preparation sequence the major 
2 . 4 . 2 .  2. 
either automatically or step-by-step manually, in accordance with the setting of 
the Manual/Automatic switch. The acquisition process is initiated with the application 
of the selected major range tone to the modulation input of t h e  exciter. The major 
range tone modulates the car r ie r  continuously during tracking operations. 
ACQUISITION - The acquisition operations a re  sequentially performed 
AS soon a s  phase lock by the PLL of the Range Tone Processor is achieved, the 
f i rs t  minor range tone is .applied, as modulation, and phase correlation between 
the received minor tone and the equivalent synthesized tone from the DRTE is meas- 
ured. If the correlation value is insufficiest, pulses are deleted in the DRTE scaler 
for that tone causing the tone to lag, and the correlation is measured again. The pro- 
ces6 is repeated until in-phase indications have been obtained. AS Boon a8 the in-phase 
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condition for one tone is verified, that tone is removed from the exciter modulathn 
input and the next lower tone is applied. The phase adjustment process is  perfarmed, 
in sequence, for  each successively lower frequency niinor tone until all of the minor 
tones of the DRTE hnve been matched to their respecti1.e received tones. 
After acquisition of range tones through 10 Hz has been completed, the Ambiguity 
Lesolving Code is applied on its sub-carrier to modulate the transmitted carrier. 
Carrelation between the local ARC and the received ARC is measured. If correlation 
is not obtained, the local ARC ts delayed 16 bit positions and the correlation is 
a g h  measured. The process is repeated until full correlation of local and received 
codes is obtained and verified. Once correlation is  achieved, then the ARC modulated 
subcarrier i s  removed from the exciter modulation input and tracking continues with 
major range tone as the sole modulator of the up-link cmr ie r .  The use of the ARC 
may be bypassed if desired. 
2.4.3 CALIB -!ATION AND CHECKOUT 
Calibration of the Ranging Equipment i s  performed in conjunction with the Station 
Equipment. The Station Equipment is locked onto the t-ansponder on the Station 
Collimation Tower. The surveyed distance between the station and the tower should 
then be displayed on the Range Display on the Ranging Equipment. If there  is a 
discrepancy between the Range Display and the surveyed range, the Range Calibration 
Adjust thumbwheels are then set so that the Range Display and surveyed range are 
in accord. This places a fixed bias into the Range Counter to compensate for totel 
equipment delays and provide a true range display. In general, the thumbwheel 
settings will be dependent upon the major range tone selected. Thus the calibration 
procedure must be performed using the major range tone which will be used for 
the actual mission. 
Since the doppler measurement channel is frequency coherent (See Paragraphs 
2.2.2 and 4. I )  with the Station Timing System, doppler measurements need not be 
calibrated. A s  may be seen in the System Error Analysis (Section 4. ) the ranging 
portion of the system has been designed to minimize e r r o r s  such as those caused by 
environmental factors. However it is recommended that the range calibration process 
be performed at least once every 8 hours or immediately before each mission to pro- 
vide confidence in the range measurement. 
It is also recommended to exercise and align the system using the Test Simulator 
before a tracking mission. The Ranging Equipment should be exercised in the BY- 
PASS SIMULATE mode first. In this mode both doppler and range measurement 
channels miry be checked by by-passing the Station hIFR and Exciter. In the NORMAL 
SIMULATE mode the ranging equipment is exercised using the MFR and Exciter. 
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3. SYSTEM DESCRIPTION 
3.1 PHYSICAL 
b. 1.1 CABINET DESCRIPTION 
The steel cabinet is  nominally 87 inches high including the pontoon base, 24 inches 
wide, and 30 inches deep. See Figure 3.1.1-1. Side panels and a full length rear door 
will be provided; all are removable. 
Under floor cooling and cabling a re  utilized. Intersystem cabling enters m intercon- 
nection panel in the rear while cool a i r  openings are at  the forward bottom portion of 
the cabinet. The a i r  is forced up through the equipm<>nt by an exhaust fan at the top of 
the cabinet. Environmental and cooling conditions ' re given in Specifications S-571- 
P-37A and 5-57: -P-6A. Those conditions most pertinent for design considerations a re :  
0 Ambient Air Temperature 50" to 100°F 
0 Forced Air  (from floor pressure) 
Intake Temperature 53" to 63°F 
Exhaust Temperature 10" to  40°F 
(above intake) 
T'le heat dissipation within the cabinet is conservatively estimated at 1000 watts, half 
occurring within the power supply drawers. With a 40°F r i s e  relative to the maximum 
inlet temperature of 63", and allowing 775 watts of external heat absorbed from the 
worse case environmental temperature due to radiation and convection, the  required 
a i r  flow rate can be determined by: 
(2) Flow rate = K 
where 
Q = Heat dissipation rate 
At = Temperature gradient 
K = l / cpp  
cp = Specific heat 
p = Density 
For a i r ,  cp = 0.2402 BTU/lb/"F, p =  0.075 lb/ft3, and 
3 3 K = 55.5 ft "F/BTU = 3.18 ("F/watt)(ft /min) 
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ill circuit designs and analysis to determine stability over the required opera tkg  
environment. 
Because thc ;r,v:e;. supply is the worst heat producing unit and contains the least 
tempefatrcre serisitive components, it ie located as clove to the air exhaust as poseible 
- at thc top cri the cabinet. See Figure 3.1.1-1. This allowli cool inlet air to scrub 
?he electronic chassis before it is heated by the power supply. 
Small, quiet blowers are used in all chassis to eliminate hot spots. These 8.nall air 
circulators also allow safe temporary drawer operation outside of the cooled cabinet 
environment - troubleshooting on the bench, for example. 
AC power is distributed to the various chassis by a plugmold. A c . ~  
cally connected to all chassis as well as to the cabinet frame, is  use 
for dc voltages. 
Sus, electri- 
weturn path 
Cabinet-to-draw br interfacing cables a r e  supported by cable retractors , with easily 
disconnectable connectors used at the drawer interface. 
3.1.2 CHASSIS DESCRIPTION 
All drawers are mounted with quick disconnect slides. The levels of eye sight, over- 
head reach, and wris t  height a r e  those tabulated by MIL-STD-1472, "Hu- an Engineer- 
ing Design Criteria for Military Systems, Equipment and Facilities. '' 
3.1.2.1 POWER SUPPLY - Thie unit is baeically 8 collection of off-the-shelf 
standard power supply modules. The supporting chassis contains cooling fans for 
convection coolmg. 
3.1.2.2 
wiring boards shielded by metallic cans. The wiring (lower portion) of the unit is 
solidly covered. The upper portion is enclosed by a perforated metal cover to obtain 
shielding with minimum cooling air obstruction. 
HIGH FREQUENCY PROCESSOR - This chassis consists mostly of printed 
3.1.2.3 LOW FREQUENCY PROCESSOR - -  This unit is identical in design and con- 
struction to the High Frequency Processor, except f4at the printed wiring boards a r e  
not shielded. 
3.1.2.4 
integrated circuits mounted on several packaging panels. These packaging panels 
contain rows af sockets which accept dual-in-line ICs. The front ;>anel is large 
enough to contain the necessary switches and ind'cs'ors to control 2nd monitor the 
system. 
DIGITAL PROCESSOR - This is a completely cowred  drawbr utilizing 
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3.1.2.5 
Rockland Systems Corporation, Model 5100 F r q w  
FREQUENCY SYNTHESIZER - Thts unit is a rack-uounted version of 
Synthesizer. 
3.1.3 INDICATORS AND CONTROLS 
Front panel indicators and controls, WMC:A a re  available w. the Orree major drawers, 
a r e  illustrated in Figure 3.1.3-1 and described in Table 3.1.3-1. 
TABLE 3.1.3-1 Controls and Indicators 
NAME AND/OR €'USITION 
Receiva; Frequency 
- 
Taue PLL Sta'.ua 
Acquisltlon Mode - PLL 
Phase Meter 
Modulatlon - ON/OFF 
Modulatlon Level A d j u t  
MFR VCXO Select 
v c x o - 1 ,  vcxo-2 
Range Dlsplay 
Doppler Display 
:formal/Simulnte 
R F  Ready 
TYPE OF CON"ROL/INDICATOR 
54ection Thumbwheel Swltch 
244ectlon lndlcator 
5-Posltlon Thumbwheel Swltch 
Meter 
Puehbutton SwItch/Indlcatar 
Potentfometsr 
Pun hbutton Swltc h /Ind IC ator  
Pushbutton Swltch ,'lodlcatlon 
10 Characters  
9 Characters .  includlng SI@ 
Pushbutton Swftch h d l c n t o r  
P uehbutton Swl tc h h d l c  n t o r 
Pilot Llgl 
PIld Llght 
Momentary Puhbutton/Indlcator 
--  
FUNCTION 
Setn nomlnni received frequency for uae by 
Rate Aid Syntheeleer 
Indlaates: 
a) Loop Is locked to actual major range tone 
b) Loop le locked to pllot tone 
c )  Loop la not locked 
Used to select  acquisition mode of phased 
lock loop in Range Tone 2rocessor 
Used in manual mode to ohserve p h m e  
compar t sm 
Controls appllcatlon of modulatlon to the 
Exclter 
Sets aniplltude of modulation to the Exciter 
Allows and lndlcstee manual or rutornh.ic 
VCO selectlon 
Selects and/or lndlcites VCXO being used 
Indicates current  ranee rnensurement in 
nanoaeconds 
lndlcatea e u r r r  . doppler njeanurenient in 112 
Selects and In. -ate8 Input slgnals t o  ranulng 
equlpment from sirnclator o r  station equip- 
ment 
Selects and lndlcates c m t r o l  of ranging 
equipment 
Indicatl-r rxc i t e r  ready P?d receiver  lock 
status ir wcelved 
lndlcstes loss  of reference pulre s \nch  
lnltletes nutomatic VCO selecf p r w e r n  I n , '  
resets  Doppler Counter 
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-*itch- 
lJushhuffon Snilch Indlcilor 
1 s a l  IO select doUDler lor wc  tn sirnulacton 


3.2 FUNCTIONAL 
3.2 , 1 RANGE TONE GENERA= (RTC) 
The Range Tone Generator (Figure 3.3.1-1)+ produces the folkwing phase cohere t 
output signals: 500 lrNz, I00 Is&, 20 kHz, 4 kHz, 800 He. 160 Ht. 40 Hz, and 10 Hz. 
All of the oytputs a r e  digitally synthesized from an input 40 hlHz reference signal atxi 
are synchronized to within 25 tmmteconds of an input 10 pps refersace pulse train. In 
particular, the 10 pps output is synchronized Qo the positive going edge of the 10 pps 
input. 
The RTG operates from a 40 MIIZ reference coherently prduced from the 5 M H z  sys- 
tem reference input. The 40 MHz is used (instead of operating directly from 5 MHe or 
1 MHz) to provide the required 25 nanosecond eettability without the need for an analog 
phase shifter, The 40 M H z  reference sigpal is divided down to a 1 MHe pulne train 
using divide-by-five and divide-by-eight synchraarous counters t161 shown in Figure 
3-2.1-2. The 1 MHz is power driven for sub6equent u8e as the clock signal for the 
remainder of the countdom~ chain, This insures that the countdarrm chain output skew 
is dependent only on the differential delays of the gates and the output divide-by-two 
flip-flops. Typically, the differential delays a r e  less than 3 nanoseconds and stable 
within 1 nanosecond. Since the divide-by-five and &vide+-eight counters a r e  capable 
of reset by the same &c circuit, the 1 M H z  output (and thus all lower frequency out- 
puts) can be positioned in time in 25 nanosecond increments. 
*For convenience, bound in Appendix A. 
CLOCK -.( 
rtDme -.I 
(40 YHZ) 
RESET 
(SYNC1 
-40 ( 1  MHZ) 
Figure 3.2.1-2. Divide-by-Forty Circuit 
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Tbe Range Taae Generator outputs a r e  the source of the transmitted range tmes 88 
well as other system reference Irequakclee. The output AND-OR gates select output8 
either from tlie RTG frequency divider chain in the NORMAL mode or from the "rmu- 
lator RTG frequency divider chain when in the SIMULATE mode. For all minor mmge 
tones, outputs are produced in two phases: 0" and 72. for 4 kHz, SO0 Hz. and 160 Hz; 
nnd 0" and 90' for 40 Hz and 10 Hz. The two different phases a r e  used in the Modula- 
tion Combiner tc provide the phase shift capability necessary for equalizing system 
delays during alignment. (A typical divide-bp-five circuit which produeea the two 
required phases is i:lwtrated in Figure 3.2.1-3.) 
br addition to suppXyying the range tunes themselves, the R X  rtbo suppliet: ,V ltHz and 
100 W t  signals to the Modulation Combiner to produce 4QO kHz snd the 10 pps sampling 
pulse for use in the Transmit ARC Generator atrd in the Range and Doppler Comrtem. 
Synchrosnizatiun of the range tones with the 10 ppa igut sync signal is achieved by 
detecting lead@ edge coincidence of 10 pps sync signal and the synthesized 10 Hz 
eignd. If they are not coincideat within 25 1 1 8 8 ~ ~  a reset pulse is provided to the comt- 
down chain setting it to the all-zeros state which presets the countdaam chain by 1 count 
(25 mec) such that the next comparison betstreen the 10 pps sync s i e a 1  and the synthe- 
sized 10 Hz signal ideally would result in the 10 Hz synthesized signal arriving 25 nsec 
early at  the next comparison. However, the uncertainty in the next transition of the 
divider chain 40 mHz clock will result in the 10 Hz sptheeized siwd a. riving t nsec 
CLOCK 
P l o n  4 
-P 
I 
OUTWT 72" 
OUTPUT 8' 
Figure 3.2.1-3. Typical Divide-by-Five Circuit. 
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late, where 0 5 t 5 25 mec. Thus, the next comparison will result in a skew S equal 
to 
S = (25 - t) - 8 ~  
where 
O r t c 2 5 n s e c  
This skew is biased at +U. 5 nsec. The bias is removed by delaying the release of the 
divider chain reset  signal with respect to the 10 Hz sync by 12.5 neec. The skew is 
now 
s = ( 2 5 -  12.5-t)nsec 
where 
Os t s 2 5 n s e c  
Thus, the maximum deviation of the skew is A2.5 nsec. The 12.5 nsec delay in the 
release of the reset is implemented by a one-shot circuit. 
Figure 3.2.1-4 shows the Synchronization circuit, The leading edge of the sync signal 
ami the 10 pps from the countdown chain create 25 nsec pulses by driving one-shot cir- 
cuite as shown. If the two me-shot pulses do not overlap, counter AB advances to the 
two state enabling the <ext zero state of the sync signal to reset the countdown chain. 
The reset i s  released at the positive transition of the sync signal delayed 12.5 nsec bv 
tbe me-shot. W h a  the 2 me-shot pulses overlap (a synchronized condition) a pulse 
is set to the synchronizing counter AB resetting it to the initial state. Because of the 
asymmetry of the sync signal, gate D is provided to allow synchronization of the two 
signals independent of the out-of synchronization phase relationship. A red light is 
driven from the sync circuit to display an out-of sync condition. 
The Range Tone Generato-: circuitry is physically located in the Digital Processor 
drawer. 
- 10 pps svwc A 
c a-c 
h -  
NO SYNC R A 10 m 
SAMPLE - ONE 
Vl0?49 
Figure 3.2.1-4. Synchronization Circuit. 
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3.2.2 TRANSMIT ARC GENERATOR 
, 
I - D  C I 4 )  
c a  IO HZ W G )  -, 
For resolving ambiguities in the 10 Hz range tone, the Transmit ARC Generator 
(Figure 3.2.2-1) produces a pseudo-random ambiguity resolving code (ARC) using a 
IO-bit shift register a s  a sequence generator. 
TRANSMIT ARC 
_I) REFERENCE PULSE 
(RANGE COUNTER) 
1 'S 
DETECTOR 
The ARC reset signal from the Digital Range Tone Extractor (DRTE) initializes the 
code generator to the all 1's state. The next leading edge of the 10 Hz square wave 
from the Range Tone Generator enables the 160 Hz shift register clock (from the Modu- 
lation Combiner) and sets the Local ARC start signal. The Q7 and QlO outputs of the 
shift register a r e  exclusively OR'd to produce a 1023-bit pseudo-random code for feed- 
back to the shift register serial input and for input to the Modulation Combiner where 
it is used to bi-phase modulate a 4 kHz subcarrier. 
The generator it. supplied with an all 1's detector circuit which provides an  output 
pulse each time le sequence goes through this reference condition. The time between 
this output and a similar output from the Local BRC Generator represents the coarse 
range data. 
Since the code length is  1023 bits, and the code is  clocked at  a rate of 160 bits per  
second, the code length is 6.39375 seconds. This provides an ambiguity resolving 
capability of approximately 958,000 kilometers. 
Figure 3.2.2-1.  Tr'msmit ARC Generator, Block Diagram 
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The Transmit ARC Generator circuitry i s  located in the Digital Processor drawer. 
3.2.3 MODULATION COMBINER 
The Modulation Combiner (Figure 3.2.3-1) combines the 8 range tones m6 ARC for 
modulation of the up-link c a r r i e r  via the Exciter. In general, this id accomplished by: 
1. High-side complementing the 800 Hz tone onto the 4kHz tom 
2. Bi-phase modulation of a 4 kHz sub-carrier with the 160 Hz,  40 Hz or 
10 Hz tone or with the ARC 
3. Linear combining the major range tone (500 kHz, 100 kHz, or 20 kHz) with 
a minor range tone or the ARC modulated sub-carrier 
4. Providing level adjustment to control modulation index of various tones, 
and phase shifters for some minor tones for initial ambiguity alignment 
5. h addition, this unit generates a 400 KHz reference signal for use by the 
fixed frequency synthesizer 
Al l  the range tones a r e  provided to the Modulation Combiner by the Range Tone Gen- 
erator in squarewave form. For all range tones below 20 kHz, two phases a r e  sup- 
plied which allow for continuous phase shifting of the minor range tones over a range 
of at least 72" or 90" as appropriate. This capability provides the required tolerance 
for initial system alignment. Because the phase shifter will produce harmonic energy 
and amplitude change over the control range, it is followed by a filter and limiter. No 
phase shifters are included for the 500 KHz, 100 KHz or 20 KHz tone in order to mini- 
mize phase drifts due to temperature and level variations. This is important since 
phase variations of a major range tone contributes directly to range measurement 
error.  Phase shifters for 100 kHz and 20 kHz phase alignment a r e  provided in the 
Range Tone Processor. However, those phase shifters a r e  not in the signal path when 
the tone is selected as the major range tone. 
The 500 kHz through 4 kHz  tones a r e  transmitted a s  sinusoids with harmonics down a t  
least 40 dI3. The 800 Hz tone is t ransmi t td  ns the upper sideband of 4 kHz at 4 . 8  kHz. 
Harmonics of the 4.8 kHz a r e  down 40 dB and the lower sideband of 4 k H z  (at 3 . 2  kHz)  
is  down 20 dB. The minor range tones below 800 Hz a r e  complemented onto the 4 kHz 
range tone in the form of double sidebands of R 4 kHz supressed carrier, (The 4 kHz 
subcarrier is bi-phase modulated with the minor range tone.) For  these tones the com- 
plementing bdanced modulator i s  followed by n bandpass filter passing frequencies 
from 3.2 ktIz to 4 .9  kHz.  This filte?' insures that the lowest frequency modulation 
energy of significant power is at least 3.2 kH7 removed from the carrier, thus avoid- 
ing ca r r i e r  tracking interference. 
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Figure 3.2.2 .- 1. Modulation Combiner, Block Diagram. 
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The ARC is applied to &!w complementing balanced modulator in the same  manner a s  
the tones a r e  applied. This results in a bi-phase modulated 4 kHz signal. 
The minor tones and ARC signals a r e  linearly combined with the selected mftjor tone 
in a summing amplifier where each major range tone signal level is individually 
adjustable. This combined output is passed throu& a variable gain Rmplifier and pro- 
vided to the Exciter. This final gain control is located on the high frequency processor 
front panel and adjusts the output to the Exciter from 0 to 4 V peak-to-peak. 
The Modulation Combiner ale0 produces a 400 IrH? reference signal for use in the 
Fixed Frequency Synthesizer. This reference is generated by mixing 100 kHz and 
500 kHz square waves from the Range Tone Generator. 
The circuits necessary to implement these functions are located in the High Frequency 
Processor drawer. 
3.2.4 RANGE DEMODULATOR 
The Range Demodulator is part of the range signal generator subsystem and is physi- 
cally located in high frequency processor (Figure 3.2.4-1). The function of range 
demodulator A2A5 is to demodulate and level control the major tunes, minor tones, 
complemented minor tones, and ARC modulated 4 kHz subcarrier. Level control is 
FREO 
4 5 .  
PHASE 
SHIFTER 
* 
AGC VOLTAGE FROM 
RANGE TONE PROCESSOR 
-83 OEM 
FROM THE 
CARRIER 
RECEIVER 
PHASE 
OETECTOR 
AT 0 2  RA0 
2968 , aw - 1 0 1 . ~  
5 2  SIGNAL 1 FROM 1 tEST 
MOOUCATOR OOBM NOISE MAX 
TO RANGE TOCE O A I V E R  ?40E Z P O L E  
PROCESSOR 608  L O S S  
9 0 0 7 A  
Figure 3.2.4-1. Range Demodulator, Block Diagram. 
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accomplished using a coherent agc technique based on the major range tone powc,r, 
with gain adjustment performed prior to demodulation. This technique provides less 
range tone phase delay variation and eliminates signal suppression and +he resultant 
s/n ratio deterioration. 
The receiver i f  signal is passed through a 3-dB pad to maintain a good 50-ohm imped- 
a c e  level and is then filtered by a 2-pole IO-MHz bandwidth filter to reduce noise 
ehergy. The sipal then flows through a voltage controlled, solid-state attenuator. 
T1.e attenuator uses pin diodes to minimize group delay over its control range. The 
coutrol voltage comes from the range tone P11 and changes the attenuation over a 
minimum 21-dB rar ge. 
Sensitivity of the range tone detector is changed such thnt the demodulated range tone 
amplitude remains constant for modulation indices frc II; 0.2 radian to 1.5 radians. A 
high-level, double-balanced mixer is used as a phaf detector. The input level is 
made as high as mssible, but not high enough to cause gain compression, thus elimi- 
nating possible group delay variations under a high noise environment. 
The reference signal to the detector is capable of being phase shifted to ensure maxi- 
mum sensitivity from the detector. The detector output is filtered in a 1-MHz low-pass 
filter to further reduce noise energy and is amplified to an output level of -52 dBm for 
the signal, and 0.6 volt peak for the noise in the noisiest environment. Thie output 
goes to the range tone processor. 
3.2.5 RATE AID SYNTHESIZER 
The Rate Aid Synthesizer develops signals which consist of a bias frequency plus an 
approximation of the major range tone doppler. See Figure 3.2.5-1. The signals a r e  
developed by dividing the extracted ca r r i e r  doppler by a number approximately equal to 
the ratio of the received carriel- frequency to the major range tone frequency. This op- 
eration is performed to partially cancel the frequency dynamics of the received major 
tones, thereby allowing the use of narrow band tone tracking filters with small lag 
e r r o r s  due to doppler dynamics. The division i s  performed in a pair of digital f r e -  
quency dividers programmable from front panel thumbwheel switches. The Rate Aid 
Synthesizer also provides a 500 kHz rate-aided signal for range simulation purposes 
and a fixed 1.: MHz pilot tone to the Range Tone Processor. 
Two separate paths a r e  used to develop the bias-plus-doppler for the range tone track- 
ing loops, The two separate paths (one for bias only, and one for bias-plus-doppler) 
a r e  necessary because of the variable division factor. In this design the initial bias 
is cancelled a t  Mixer M2 and the new bias frequency is injected at Mixer M1. The new 
bias frequency is independent of the criginal bias frequency and can be chosen arbi- 
trarily. A spurious analysis lead to the selection of 2.175 MHz (2 1/6 MHz) a s  the bias 
frequency for the 500 kHz range tone doppler rate aid. This selection results in excel- 
lent spurious performance i n  the processor. Bias frequencies for the two lawer major 
range tone frequencies a re  1.76 MHz and 1.68% MHz which also result i n  excellent 
spurious performance for the 100 kHz and 20 kHz range tones. 
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TO PlmtD 
Figure'3.2.5-1. Rate Aid Synthesizer, Block Diagram. 
The programmable dividers in conjunction with the x 4  multipliers following them allow 
setting of the doppler division ratiJ  from 4400 to 4600 in steps of 1/2. This provides 
400 selectable ratios corresponding to the 100 MHz received ca r r i e r  tuning range, 
Thus, the ratio can be selected to correspond to the closest 250 kHz ca r r i e r  frequency 
and the maximum error will corraspond to 125 kHz. The rate-aid signal will then 
reduce to range tone doppler :n the Range Tone Processor to a maximum of 0.003 Hz. 
The Rate Aid Synthesizer includes circuitry associated with the Test Simulator. In 
particular, the unit produces an output which is twice the synthesized 500 kHz range tone 
doppler with a bias frequency of 500 kHz. This output thus simulates the phase and 
frequency characteristics of t' 2 received 500 kI-Iz range tone with doppler. This sig- 
nal is used by the Test Simulator for dynamic range simulation. 
The Rate Aid Synthesizer circuitry is contained in the Low Frequency Processor 
drawer. 
3.2.6 RANGE TONE PROCESSOR 
The Range Tone Processor (Figure 3.2.6-1) performs signal processing of the 
received range moddation signal. This includes narrowband filtering of the major 
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range tone ,U;d coherent ;\base detection of the minor range tones and ARC. Addition- 
ally, this unit provides a n  ACC voltage to keep the demodulat ?d majcr ;.qge tone level 
constant and changes the Allinor range tone integration time automatically, depenuing 
on the range tone signal-to-noise ratio. 
Narrowband filtering of the major range tone is achieved using a phase-locked loop 
(PLL) with rate-aid. The input rate-aid ;.iixer decreases the doppler on the major 
range tone befo 3 the PLL, thus allowing the PLL to have a very narrow bandwidth 
without excessive lag. A third-order loop is used during tracking to minimize leg 
errors to meet the required range accuracy under full doppler dynamics. The rate- 
aid mixer following the PLL restores true doppler information to the major tone. (Sup- 
porting analysis for the major range tone prccewing is  presented in Paragraph 4.3). 
The frequencies used for rate-aid injection have been selected to eliminate potential 
mixer products which could introduce phase e r r o r  on the tracked tone. After the input 
mixer, the rate-aided tone i s  filtered by a crystal filter with approximately a 160 Hz 
noise bandwidth. This maintains the signal-to-noise ratio at the Phase Detector above 
-15 dB and thus insures good noise offset performance. Note that after inpcr rate-aid 
mixing, the major tone utilizes the same circuit elements, w!.ether i t  i s  500, 100, or 
20 kHz. This is a result of changing the rate-aid signal to produce a constant biEs fre- 
quency (1.3 MHZ) input signal to the FLL. Several components a r e  maintaiiied within 
a controlled temperaturfe range to reduce phase drifts. For tracking the major tones, 
the phase detector reference signal is of a doubb-sideband suppressed ca r r i e r  nature 
The effect of using this signal a s  a reference i s  a reduction 31 the  phase detector sen- 
sitivity. This is a minor effect and is compensated for by added gain in the compcma- 
tion function of the major range tone PLL. The 500 kHz mtput frcm the output rate- 
aid mixer drives the phase data multiplier, which decreases the inc;eme?t size of the 
digital rangL data, and the DRTE which synthesizes the lower frcquency range tones. 
Note that ine 500 kHz output filter and axis crossing detector a re  in the feedforward 
path snd thus do not contribute to phase drift e r rors .  
The phase of the 100 kHz and 20 kHz tones (when used 8 s  minor tones), and the phase of 
the complemented tones that a r e  only minor tones (4 k H z ,  800 Hz, 160 Hz, 40 Hz,  
10 Hz)  a re  detected in a high-noise (-32 dD S/N) performance detector. Comparing 
the phases of the complemented tones yields the same information as  comparing the 
phases of the tones themselves, The reference complemented tone is changed by mix- 
ing a 4 kHz reference with the minor tone. The minor tone phase is changed during 
the digital phase-matching process which changes the phase of the reference comple- 
mented minor tone. The ARC is  handled in the same manner as  a minor tone. Phase 
shifters at 100 kHz and 20 kHz a r t  provided for initial ambiguity alignment. 
The minor tone phase detector outputs a r e  routed to a front ppnel meter for manual 
phase matching and to ‘an integrate-and-compare circuit for automatic phase matching. 
The integrator time constant can be changed automatically, depending on the range 
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c 
tone S/M. or m m d y  with b f m t  panel thumbwheel switch. Automatic integraiion 
time selection is accompltshed by d e f s t i n g  the amplitude of the noise and signal at the 
inplt to thls unit and m m p r 3 g  that mqdttude to reference voltages in comparators. 
The output of the integrator is compared to two reference voltages (VA and VB) to con- 
twl digihl  phase shifting. The DRTE shifts the synthesized tone in 72. increments for 
all but 40 Hz and 10 Nz. which are shifted in 90" increments. Note that phase match- 
ing is complete when a peak output from the comparison phase detectrJr is reached. 
The integrate and compare for the ARC yields a correlation or nancorrelation signal 
utilizing one comparison voltage Vc. 
The Major Raarge Tme PLL elements am shown in Figure 3.2.6-2. Except for the 
pkee detectors, VCXO, and AGC circuits, this function is implemented cligitdly be- 
came of its inherent flexibility which eases the acquisition problem, particularly at a 
S/O of +30 dB-H?. A pilot b e  (1. MHz) is used to keep the VCXO on frequency to 
mfnimize acquis tion time. When tt;e PLL is switched from the pilot to the data 1.6 
m z ,  the VCO orfset "remembers" the control voltage at which VCXO will remain a t  
1.5 MHz and uses ft as a bias thereafter. 
Slew control is necessary to minimize acquisition time and is accomplished by: 1) digi- 
tally phase shifting the feedback si@ when the phase error is large; and 2) dire+ 
timd analog slew wltage to drive the VCXO toward minimum phase error when the 
1.g MHt OATA 
Y 
Y R T  'C 
FROM - 
ORTE 
ACQ MODE SELErT 
PHASE FEEOEACK 
VIA FEEOL 4CK 
MIXER 
'TEClPERATURE CONTROLLED 
Figure 3.2.6-2. Major Range Tone PLL Elements, 
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error i s  small. Logic to perform this function receives input information from the 
loop phase detector and amplitude detcctor. 
Figure 3.2.6-3 shows ba: ic inhrrnatim flow in the PLL compensation circuitl-y. 3igi- 
tal techniques a r e  employed to obtain 2nd and 3rd ord?r loop operation with nez= per- . 
€ e t  integrators. T.e PLL compensation transfer functions €or the two modes of 
opera tion are: 
2nd Order PLL 
G N  
(1 +a /S) 
Out 
e 
e a (SI = in V v c o  
S K+vco 
SSOlOA 
Figure 3.2.6-3. Mn jor R'mge Tone PLL Compensation 
for 3rd Order Mode of Operation. 
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3rd Order PLL 
8 
(1 4. wa/s)(l +a Is, Out G N  e 
- 
a (SI = Lo ‘cyco 
The resultant open loop fuuctions are: 
2nd Order PLL 
3rd order P t L  
The loop constants were chosen to obtain a nominal 20% overshoot for 8 smnU step 
error of phase, correspcnnding to a damping factor of d = 0.707 for the 2nd order 
configuration. 
The values of G and wa are set in accordance wi th  desired PLL one-sided noise band- 
Width, BN1 (HZ), follows: 
2nd Order PLL 
G = 2.63 BN1 
w = 1.33 BN1 
a 
3rd Order PLL 
G = 3.03 BNI 
o =0.449 BN, 
a 
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The range tone processor also contains the modulation index automatic gain control 
detector, feedback cimuit, and comparator. Together with the range demodulator 
automatic gain control attenuator, the input voltage to the loop phase detector is held 
constant to within 0.6 dB for received major range tone indices from 0.2 radians to 
1.5 radians. The transfer function takes the general form of G(S) = l/(ST + K). The 
design is based on having a good S/N ratio ( 2 + 12 ds) in the automatic gain control 
loop bandwidth when operating with an index of B = 0.2 radian and at a major range 
tone S/@ of +IO dB - Hz. The automatic gain control noise bandwidth rapidly in- 
creases as the index incrzases since the pin diode attenuator is a logarithmic device 
and therefore increases the loop gain accordhgly. A t  an index of 0.2 radian the time 
constant ( 7 )  is  approximately 40 seconds and the loop gain (K) is approximately 20 
resulting in a noise bandwidth (bn) of approximately 0.25 Hz. Because of this small 
bandwidth required to handle noisy low-index signals, the fastest acquisition mode 
(4 eeconds) cannot be used with an index below 0.5 radiaus. 
LC vco 
5M KHZ 40 YHZ 
t0259L 
DEVIATION 
FROM M KHZ 
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f 40 - LPF 1 
3.2.7 PHASE DATA MULTIPLIER (PDM) 
The function of this unit (Figure 3.2.7-1) i s  to multiply the major range tone pbase 
information to allow digitizing the phase in 2000 increments corresponding to approxi- 
mately 0.15 meter. 
The 500 kHz f rom 
with a stable refel 
the range tone p i s  I .fqrmation. A x 2000 frequency mdtip!iic:t.m is them perforaed 
using a second-oruer tr. -khg loop with a bandwidth of 2 kHz. This bmdwidlh is mads 
wide to allow redud;.m of self-generated VCO noise via feedback and to insure that the 
PLL will lock-up in 2 seconds, should it become unlocked. Voltage limiting in the 
loop filter ensures that the VCO will  remain on frequencq in the absence of an input 
signal. The Q of the LC tank circuit in the VCO is made high to produce a stable 
carrier. The VCO output frequency contains the  major range tone phase information, 
but multiplied 2000 times. 
To close the loop, a divider circuit divides the VCO frequency by 2000 where  it is used 
ais the phase detector reference, and as the range counter reset. 
The circuits to implement this function a r e  located in the Low Frequency Processor 
drawer. 
@r range tone PLL of the Range Tone 7roccseor is nixed 
180 kHz to produce a 20 kHz i5U E;.. signal which containP 
\ 
40 MHZ 
tlOO KHZ 
-
480 KHZ 
REF FROM 
F I X E 0  FREQUENCY 
SSOl IA  SY NTHESIZEA 
e 2 0  KHZ 
t 5 0 H Z  I 
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3.2.8 DIGITAL RANGE TONE =TRACTOR (DRTE) 
The DRTE (Figure 3.2.8-1) consists of a frequency-divider chain for synthesizing 
local range tones, a manual and automdic circuit for digitally phasematching the 
synthesized tonee to the received range tones, tone selection and sequencing logic for 
manually and automatically selecting and sequencing the ton6.s for phase-matching, 
selection gates for implementing the control functicn and, integrator and dump control 
logic for manual and automatic selection of integrating (correlating) and dump control. 
The frequency divider chain (see Figure 3.2.8-2) is implemented similar to the 
Ranee Tone Generator divider chain. A 500 kHz square wave le digitally multiplied 
by 2 to produce a 1 Mpps waveform. The 1 Rfpps is repeatedly divided by five to 
produce 200 kpps, 40 kpps, 8 b e ,  1.6 kpps and 320 pps. The 320 pps is divided by 
four twice to produce 80 pps and 20 pps. Each pulse irain from 1 lvrpps to the 20 pps 
is synchronouslj divided by two using the 1 Mpps as a clock to produce the following 
coherent output rquare waves: 500 kHz, 100 kHz, 20 kHz, 4 Me, 800 He, 160 He, 
40 He, and 10 He. These local range tones are phase compared to the received range 
tones in the RTP and the error signal then used to control the digital phase matching 
process. All frequencies are capable of being phase shifted with respect to the 500 kHz 
square wave in multiples of 72" except for the 40 Hz and 10 He which are in multiples 
of 90". Utilizing the two groups of signals prefix by "D" and "C" (delete and count) in 
the block diagram, the phase shifting process is achieved by counting the "C" pps 
signal at 10 times the frequency to be phase shifted (8 times the frequency for 40 and 
10 He) and deleting pairs of pulses (by utilizing the corresponding "D" pps lines) for 
each 72" phase shift (for 40 He and 10 He a 90" phase shift is achieved by deleting two 
pulses at 8 times the frequency to be  phase shifted). 
The phase error signal in the Range Tone Processor is integrated and applied to a 
comparator to produce logic levels "A" and "B", for automatic phase matching of 
tones, and to logic level "C: for ARC correlation (see description under RTP). The 
logic levels are received b! the digital phase matching circuit for completing the 
phase matching process in a minimum number of steps; the logic used is  given in 
Table 3.2.8-1. Phase match is  always accomplished in, at most, three steps using 
this logic. In the block diagram the pulse delete logic performs the implementation 
of the logic table. The inputs HT signifies matching of 160 Hz to 100 kHz range tones 
and LT for the 10 Hz and 40 Hz tone. For the high tones phase shifts of 7 2 O ,  144' or 
216' can be implemented in a single comparison by deleting 1 , 2  or 3 Lair of pulses at 
10 times the frequency being matched. For the low tones (40 Hz and 10 Hz) phase 
shifts of 90' or 180" can be implemented by deleting 1 o r  2 pairs of pulses at 8 times 
the frequency being matched. The pulse delete counter receives the phase shift 
commands and t k  count frequency input from the Pulse Delete Synchronizer and out- 
puts a pulse blanking signal synchronized to the pps count frequency. This blanking 
pulse is steered via thr selection gates to the proper blanking input of the Frequency 
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500 KHZ 
(FROM RTP) 
Figure 3.2.8-2. Frequency Divider Chain, Block Diagram 
Divider Chain. The pulse deletion technique for phase shifting delays the next transi- 
tion of the waveform being phase shifted as shown in Figure 3.2.8-3. 
The tone selection and sequencer logic receives inputs from the Control Panel, for 
manual selection of the minor tones and the ARC. Signals are also received from the 
Interface/Control Logic, for selection of the major range tones, and from the pulse 
delete logic for sequencing the tonc for phase matching in the automatic mode. 
The integrate and dump contro: provides the RTP with integrate and dump timing 
gates together with switch closure logic to implement the automatic integrator and 
dump function in the RTP. Time optimization is  achieved by utilizing signals from 
the frequency-divider chain. 
3.2.9 LOCALARC GENERATOR 
The pseudo-random code produced by the Local ARC Generator is the same code pro- 
duced by the Transmit ARC Generator. 
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Table 3.2.8-1. Digital Range Tone Extractor Pulse Delete Logic 
A. ’Logic for 160 Hz to 100 lrHz Range Tones 
. -  * 
n I! 
B. Logic for 40 Hz and 10 Hz Range Tones 
3 -26 
I I OlVlOE BY 5 
1 1 
I I 1 1 
ORIGINAL SQUARE WAVE 
Figure 3.2.8-3. Pulse Deletion Technique Waveforms 
As shown in Figure 3.2.9-1 an ARC reset signal from the DRTE sets the generator to the 
dl 1's state. If the local ARC start signal from the Transmit ARC Generator has been 
set, the next leading edge of the 10 Hz square wave from the DRTE enables the 160 Hz 
clock (also from the DRTE) to the lo-stage shift-register generator. The Q7 and Q l O  
outputs of the shift register are exclusively ORed to produce a 1023-bit pseudo-random 
code for feedback to the shift register serial input and for input to the Range Tone 
Processor (via the DRTE tone control) where it is compared for correlat im with the 
received code. If correlation between the received code and the Local ARC Generator 
code is not detected, it is desired to retard the local ARC by 16 bits or 1/10 second 
in range and test again for correlation. A shift command (which can be produced 
manually o r  automatically from the DRTE with proper sequencing) advances the 
pseudo-random code 1007 bits which Is  equivalent to retarding the generator 16 bits. 
The shift clock is 500 kHz (from the DRTE) and does not disturb the basic synchroni- 
zation between the received code and the Local ARC Generator. Using this technique, 
the shift can be accomplished much more rapidly, thus reducing acquisition time. 
The all l ' a  detector circuit provides an output pulse to the Range Counter each time 
the code cycles through this reference condition. 
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Figure 3.2.9-1. Local ARC Generator, Block Diagram 
As indicated ir. Figure 3.2.9-1, the local code position may be preset using front 
pane! thumbwheel switches. 
The Local ARC Gcnerator circuitry is located in the Digital Processor drawer. 
3 . 2 . 1 0  RANGE COUNTER 
The Range Counter (Figure 3.2.10-1) uses signals from the Phpse Data Multiplier 
(fine data), from the Digital Range Tone Extractor (intermediate data), and from 
the Transmit and Local ARC Generators (coarse data). The fine, intermediate, and 
coarse range d:it;i ;11 t.1 combined to provide a single bin;:ry number rcprcsenting 
unambiguous range. The number is in units of n<moscconds corresponding to an in- 
crement s ize  of approximately 0.15 meter. It, has a nmxirilum value of about 4.29 
seconds (limited by 3 2  bit I\ ord) corresponding to an unanibiguous range of approxi- 
mntely 644,000 kilnmc1tcrs. This binary number is proi.idcd :is the range data output 
to the Tracking Dit3 Forn;nttur find is also converted for display. 
Fine rllnge is obt:iincd by vounting the 40 M H z  signal froni thc Phase Data hlultiplicr 
(PDM). The fine thta counter (Figure 3.2.10-2) i s  reset  at 20 kHz (also from the PDM). 
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Figure 3.2.10-2. Fine Data Logic, Block Diagram 
The counter 40 MHe clock is inhibited on the leading edge of the 10 Hz read signal 
from the Range Tone Generator (RTG). The 10 Hz read signal also starts the control 
pulse generator (Figure 3.2.10-1) sequence which begins with the initial load pulse. 
The output of the fine data counter is transferr 1 to the fine data register by the ini- 
tial load pulse and then combined with the coarse, intermediate, and zero-set numbers. 
The fine data counter has a range of 0-1999 with a resolution of 1 nsec. The number 
represents phase between the transmitted and received major range tone and is am- 
biguous in 2000 nsec increments. Since the 500 kHz RTP signal and the 20 kHz PDM 
signal are not guaranteed to have leading edge synchrocism, data must be added to the 
FD counter causing a "spillout" on a 500 kHz transistion. 
Intermediate range is obtained by counting the 500 kHz from the DRTE with the value 
of each count being 2000 nsec. This is accomplished by adding a value of 2000 into an 
accumulator (Figure 3.2.10-3) for each 500 kHz leading edge. The accumulator is 
reset by the 10 Hz leading edge from the DRTE. The output of the accumulator is 
transferred to the intei ..ediate data register by the initial load pulsc. To prevent 
this transfer from occurring while the accumulator is being updated, the initial load 
pulse is inhibited 200 nsec around the leading edge of the 500 kHz from the DRTE. 
This condition is indicated by the 5OG kHz transition indicator.. In the case where the 
10 Hz read signal (from the RTG) occurs within 200 nsec before the leading edge of the 
500 kHz the initial load pulse will occur after the leading edge of the 500 kHz, there- 
fore causing a range error of +2000 nsec. The ID correction logic detects this case 
and automatically subtracts 2000 from the intermediate data as it is combined with the 
coarse, fine and zero-set numbers. 
The intermediate range value varies from zero to 99,998,000 nsec with a resolution 
of 2000 nsec and an ambiguity interval of 0.1 second. Therefore, t h e  combined fine 
and intermediate numbers can range from zero to 99,999,999 nsec. Since both the 
fine and intermediate counts are reset (or started) b) signals synchronized with the 
received major ratige tone and a r c  read by ;I signal (10 Hz rcad) synchronized with 
the trinsmitted major range tone their combined value must be subtractcd froiii 0. 1 
second to obtain the delay (ambiguous in 0.1  second incremcmts) in the  rcccited 
10 Hz minor range tone. 
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Figure 3.2.10-3. Intermediate Data Logic, Block Diagram 
The range zero-set number is transferred from front panel thumbwheel switches into 
the zero-set data register (Figure 3.2.10-4). It is then combined with the dynamic 
range data so that the output data is properly calibrated. The zero-set value can 
range from zero to 999,999 nsec in 1 nsec increments. 
Coarse range is obtaincd initially by counting the shifts required to match the Local 
ARC Generator output with the received ARC signal during acquisition. The value 
of each count is lo8  nsec; see Figure 3.2.10-5. After ambiguities have been resolved 
during ARC acquisition, the coarse range is updated as a function of the intermediate 
range value. After the intermediate data is corrected (if necessary) following the 
read signal, the two most significant bits (MSB's) of the intermediate range number 
a re  compared with thz MSB's from the previous sample and the coarse range accumu- 
lator is updated according to the  following logic: 
hlSB's @ t Update - hlSB's 6 t-1 
11 00 Subtract 1!18 
00 11 Add lo8 
ANY OTHER COMBINATION No change 
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Figure 3 . 2 . 1 0 - 5 .  Coarse ifata Logic, Block Diagram 
The updated coarse range data is then combined with the line, intermediate and 
zero-set combination m d  stored in the output register. The updated coarse range 
is alsc loaded into the c c m s c  data accumulator. The outpclt register hold!: the 3L-bit 
binary range word \vhirh can rmge  from zero to 4 ,294 ,967 ,295 nscc (roughly 4 . 2 9  
SCC). 
The coarsc r:mgcb is :ilsn computed in the Ambiguity Error Alarm logic (Figlire 
3 .2 .10-6) .  The 8-stage U P / D S  counter is incremented and uplated in the same 
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Figure 3.2.10 -6. Ambiguity Er ro r  Alarm Logic Diagram 
manner as the coarse data accumulator. Its resolution, however, is 0.1 second. The 
12-stagc counter counts at 160 Hz (from the DRTE) starting at zero on the Transmit 
ARC: reference pulse and stopping on the Local ARC reference pulse. When the 2 
cmnter  outputs are compared for error, only the 8 most significant bits from the 
160 He counter are compared thus dividing the count by 16 and giving it a resolution 
of 0.1 second to compare with the 8-stage UP/ON counter resolution. If an error is 
detected a n  ambiguity error alarni signal is  sent to the front panel. The outputs a r e  
compared for error after every local ARC reference pulse. 
The display of range is in units oi nanoseconds. The binary number in the output 
register is transferred to the Parallel In/Serial Out Logic (see Figure 3.2.10-7) 
where it is stored until the convert clock (from the display) tral.?fers it out, MSB 
first,  to the display where it is converted to BCD for display. The display is updated 
once every 0.4 secolds. 
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Figure 3.2.10-7. Parallel Zn/Serial Out Logic 
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3.2.11 SIMULATION RANGE SIGNAL GENERATOR (RSG) 
The Simulation Range Signal Generator provides a capability for static or dynamic 
range simulation. For static range simulation, the transmitted ranging signal 
(modulation) is  delayed by any preselected value over the entire unambiguous range 
capability of the system. The selectable delay increment s ize  is  1 nanosecond, or 
nominally 0.15 meter of one-way range. Thus, any range may be simulated to a res- 
olution equal to the range measurement system resolution. For dynamic range simu- 
lation, the transmitted ranging signal contains a simulated doppler component which is 
in exact proportion to simulated ca r r i e r  doppler. Thus, the output range data i s  
dynamic and "tracks" with the carrier doppler data. 
The Simulation Range Signal Generator and its relation to the normal Range Signal 
Generator is illustrated in Figure 3.2.11 -1. The Simulation RSG contains a range 
tone generator and transmit ARC generator which a r e  very similar to those used in 
the normal m d t  of operation. In addition, it contains preset counters, synchronous 
dividers, a mixer, and a filter to implement the selectable delay. 
3.2.11.1 STATIC RANGE SIMULATION - For static range simulation, the output 
tones and ARC are time delayed relative to the normal tones and ARC in accordance 
with the programmable counter selections. The programmed delay is maintained 
relative to the normal modulation by synchronizing to the 10 pps "on-time" pulse train 
from the normal RTG. 
Figure 3.2.11-1. Relationship of Simulation and Normal Range Signal Generators, 
Block Diagram 
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The H-counter is programmable from 0 to 19, and delays the range modulation output 
from 0 to 19 nanoseconds in one nanosecond increments. The 1 nanosecond re dution 
is achieved by the offset-mixer which ecalee, the delay increment from 25 to 1 I sno- 
seconds. Thus, the H-counter can delay the phase of the 500 kHz in 19 increi. .nts 
of 1 nanosecond each. 
The J-counter is programmable from 0 to 49 and delays the range modulation output 
in 20 nanosecond intervals from 0 to 980 nanoseconds. Thus, the H and J counters 
combined delay the modulation output in 1 nanosecond increments from (! to 999 nano- 
seconds. 
The K-counter i s  programmable from 0 to  99,999 and delays the range modulation 
output in 1 psec intervals. The H ,  J , and K counters combined delay the modulation 
output in 1 nanosecond increments from 0 to 0.099,999,999 seconds. The L-counter 
is programmable from 0 to 62 and delays the ARC output from 0 to 6.2 seconds in 
0.1 second increments. The delay is relative to the normal Transmit ARC Generator 
code output and is synchronized by a reset signal from the normal ARC generator. 
The total combined delay from the H,  J ,  K, and L counters delay the modulation out- 
put in 1 nanosecond increments from C to 6.299,999,999 seconds. Encoding of the 
preset counters is achieved by manually inserting the desired delay into 10 thumb- 
wheel switches located on the front panel. 
The synchronizer circuit for the Range Simulator receives the 10 Hz reference from 
the normal RTG and the preset insert pulse, activated manually from the front panel. 
The synchronizer outputs 2 preset load pulse and a count enable signal synchronized 
to preload and which then s ta r t  the counters csherent with the 10 Hz reference. At the 
first 10 Hz, the divide-by-20 that produces the 2 MHz is enabled to ensure a stable 50 
BIHz on the second 10  Hz received. At this time 20 nanosecond delays are produced 
by deleting SO MHz pulses from the J preset input. The K and L counters delete puls- 
es sequentially after the completion of the 50 MHz deletions. Since thz 50-MHz is 
phase shifted by the 40-MHz in 1 nanosecond increments (after the third 10-Hz) delet- 
ing the 30-MHz first ensures that synchronizing the 50-hIHz with rpspect to the IO-Hz 
does not produce a variable delay in the range of f IO nanoseconds. 
The Simulation Range Tone Generator (Figure 3.2.11-2) uses the same divider chain 
employed in the normal RTG. Phase coherency is produced at the preset count in the 
combined H, J, and K counters after the 10 Hz reference. 
For producing ambiguiti..s in the 10 Hz range tone, the Simulation ARC Generator 
produces a pseudo-random code the same as the Transmit ARC and the Local ARC. 
The 160 Hz clock is obtained from the Simulation RTG. A s  shown in Figure 3.2.11-3, 
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Figure 3.2.11-2. Simulntion R'ange Tone Generator 
3-37 
To NORMAL 
RAIYCETODIE 
C GENERATOR 
wmn 
ME IMPUTS) 
* TOLCOUNTER 
i T  (FROM I( COUNTER) 
, Block Diagran: 
1s 
- PRESETP1. . P10 
IO-STAGE 
SHIFT REGlSTCR 
CLK a i .  . . . .ai0 
* 
I 
160 HZ 
(Slbl REG) 
10 HZ 
lSlM RTGI 
SIU ARC RESET 
IL COUNTER) 
gDls 
SIMULATE0 ARC 
(MOO CONE) 
Figure 3.2.11-3. Simulation ARC Generator, Block Diagram 
an all 1's detector isn't used here  since the Simulation ARC Generator is only used to 
produce a delayed ARC bit stream which is switched to the Modulation Combiner in 
place of the Transmit ARC output during simulation. 
The 10-stage shift register is preset by the Simulation ARC Reset signal (from the 
L Counter) which is delayed by a multiple of 1/10 second from the normal ARC Reset. 
The next leading edge of the 10 Hz square wave from the Simulztion RTG enables the 
160 Hz shift register clock. 
The L,€ bandpass filter at 50 MHz reduces the major undesired signal, the lower side- 
band at 46 MHz, to 15 dB below the 50 MHz signal by virtue of being a 2-pole design 
with a Q of 16. The expected phase drift with temperature variation is reduced by the 
following +lo0 circuit so that a t  500 kHz,  the phase drift is very small. 
3.2.11.2 
niodulation signal from the Simulation RSG is provided with a doppler component which 
is in the exact proportion to  simulated car r ie r  doppler. 
driving the Simulation RTG with a 1 MHz + 2 x 500 kHz doppler signal specially d-- 
rived i n  the Rate Aid Synthesizer (see 3.2.5). In the case of dynamic range sim..~- 
tion, the H and J counters have no effect on the output since they affect only the 1 ..IHz 
static signal which is not used. However, the K and L counters do operate and set the 
initial phase of the 100 kHz and lower frequency ranging signals. 
DYNAMIC RANGE SIhfULATION - For dynamic range simulation, the 
The doppler is introduced by 
3.2.12 TEST MODULATOR 
This unit pi-o\.ides thc proper ranging spectrum for testing the Ranging Equipment. 
The ph:ise modulation is pcrfnrmcd at 22 MHz, derived from a phase shiftable 11 MHz 
source'. Sce Figure 3.2 .12-1 .  The phase shifter is necessary because the 110 MHz 
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Figure 3.2.12-1. Test Modulator, Block Diagram 
output must be at the same phase as the receivec It MHz signal to achieve the same 
output level from the Range Demodulator phase detector. The output of the modulator 
i s  multiplied by 5 to develop the 110 MHz output. This multiplication allows a lower 
index at the modulator and thus good linearity. The output level i s  increased via a 
variable gain amplifier to keep the major range tone at a constant level, (i. e. , what 
the MF’R does by means of AGC) with or without a minor tone applied. 
3.2.13 DOPPLER EXTRACTOR 
The Doppler Extractor combines signals from the MFR, the Exciter, and the Fixed 
Frequency Synthesizer to produce an outpct consisting of a 70 MHz fixed bias fre- 
quency plus the two-way ca r r i e r  dopplcr frequency, 3s shown in Figure 3.2.13-1. 
The doppler data is contained in the RIFR VCXO and Frequency Synthesizer frequencies 
while the actual operating frequency is contained in the Exciter Reference frequency. 
The most critical filtering is within the p multiplier circuitry. As in the case of the 
5 5  MHz reference from the Fixed Frequency Synthesizer, all spurious which would 
fall within the 60 kHz tracking bandwidth of the doppler multiplier must be suppressed 
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Figure 3.2.13-1. Doppler Extractor, Block Diagram 
by greater than 65 dB at the input of the X32 multiplier. An analysis shows, that the 
worst-case fi1tering ie required following the mixing of 0.58 M H t  *13 kHz (F,) with 
4.98 MHz f 111 kHz (F,) to obtain 5.56 MHz f 124 kHz. To suppress Fx to the re- 
quired level two cascaded 3-pole filters are required following the mixer. All other 
filtering is accomplished by lower order  filters. 
The frequency division required for the signals from the hIFR Synthesizer and tht. 
exciter reference i s  accomplished through the use of ECL high-speed digital logic. 
This logic series has an additional advantage of being able to directly drive low im- 
pedance loads and transmission lines. 
The ~ 3 2  multiplier is configured utilizing conventional multiplying techniques. Thc 
first  two stages consist of active double balanced modulators with their inputs capnci- 
tively coupled. \\'hen wired in this manner the output is the second harmonic of t h e  
input. A hot carrier diode quadrupler followcd by ;1 hot carr ier  diode doubler com- 
pletes the  multiplication chain. 
The Y C S O  select lopic is designed to switch to the JIFR YCXO with the highest XGC 
level prolvided that the corresponding VCXO is locked. Selection r.vali.qtion UCCUI'S 
only upon a change in hIFR lock status, 11 mxnual override feature is also incorporntctl. 
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The circuitry of the Doppler Extractor is located in the High Frequency Processor  
Drawer . 
3.2.14 DOPPLER MULTIPLIER 
The function of this unit is to multiply the cn r r i e r  doppler information by 250 to con- 
tribute to data digitizing in increments of 1/1000 cycle, as shown in Figura. 3.2.14-1. 
The bias (70 MHz) plus doppler is mixed with a stable reference signal at t.3 MHz to 
lower the bias frequei1c.v to 1.0 MHz. Frequency multiplication by a factor of 250 is 
then performed using :I phase-locked loop (PLL). The PLL low-pass filter is de- 
signed to yield a second-order tracking loop with a tracking bandwidth of approxi- 
mately 60 kHz. This bandwidth is made wide to reduce self-generated VCO noise 
via feedback and to insure good acquisition and Doppler rate tracking performance. 
In the absence of an input signal the VCO offset voltpge is small enough to ensure the 
VCO frequency M ill be within the lock-up range of the loop. 
The VCO is an octave range, VHF transistor, varicap tuned oscillator. Because of 
the octave range tuning of the oscillator, the phase noise is contained in a relatively 
wide bandwidth; but with the wide tracking loop bandwidth (60 kHz), the VCO noise is  
greatly reduced so that the loop output signal is sufficiently stable. Due to the nonlia- 
ear nature of this VCO, the bandwidth varies over the operating range from approxi- 
mately 110 kHz to 35 N z .  It also puts out approximately 4 dB more power at the 
high frequency end and results in causing resetting at the high end whenever the loop 
becomes unlocked. This action necessitates a RESET whenever a new input frequency 
is likely to be acquired. This RESET makes a me-time sweep through the VCO con- 
trol range. 
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Figure 3.2.14-1. Doppler Multiplier. Block Diagram 
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To close the loop, a divider circuit divides the VCO frequency by 250: the orrtput is 
then used as the reference fo r  the phase detector. The first two stages of the ciivider 
utilize ECL UHF flip-flops. 
The VCO output is then mixed with n 1 9 ~  MHz reference signal to reduce th hias 
frequency to 60 MHz where it can be more readily counted. Two outputs a r e  furnished 
to the doppler counter 90" apart to facilitate digital multiplication of x4 thus accom- 
plishing data incrementntion in 1/1000 of a cycle. A s  in the Doppler Extr.ictor all 
fixed-tuned filtering is made relatively broadband to minimize phase s h i i t s  due to 
frequency change. This is essential to reduce error in the output doppit:r count. 
The circuits to implement the Doppler Multiplier a r e  located in the High Frequency 
Processor drawer. 
3.2.15 DOPPLER COUNTER 
The Doppler Counter (Figure 3.2.15-1) accepts the output of the Doppler Multiplier 
which varies from 2.5 MHz to 117.5 MHz a s  a function of ca r r i e r  doppler varying 
from -230 kHz to +230 kHz. There are two outputs. First is a 42 bit binary output 
that is provided to the Tracking Data Formatter (TDF) at a 10 per second rate: this 
binary number is  an accumulation of the bias-plus-doppler count since an initial 
s tar t  time and, at maximum doppler, overflows in about 156 minutes. The second 
catput is to a decimal display and is an accumulation of the doppler count for a 0.1 
second sampling interval. 
To achieve a resolution of 
would require counting at R frequency in excess of -160 MHz,  (for maximum positive 
doppler) and either reading the  counter "on the fly" or switching counters. To avoid 
this state-of-the-art r i s k  a lower frequency fin (117.5 MHz max) is input in quadrature 
with phases designated as f i n o  and fingo. The phase finO is counted directly and pro- 
vides the coarse resolution (4 parts in 
compared at  the time of the 10 pps read pulse to yield the required 1 part in 10-3 
cycles resolution. 
cycles with a straightforward counting technique 
cycles). Both phases f i n O  and fingo a r e  
The frequency f. is given by 
m0 
where 
240 kHz = bias frt-qucncy 
fd = Doppler frequency 2.70 kHz s fd 5 + 230 kHz II- 1 
The mnsimum counting frcciuency fino is 117.5 hllii! corresponding to n doppler fre- 
quency of '230 kHz. The LSB of the counter has  a binary weight of 2? and effectively 
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multiplies fino hy 4 .  Binary weights of 2O and 2l are determined from the phase 
comparison circuit at read time nnd added to the value in the counter. The sddi!ion 
does not create a carry and is achieved by tagging the X bits of the phase compr t son  
a s  the LSB's of the overall count and transferring these two bits and the count ;n the 
counter to a holding register at the time of the read pulse. 
creases  the value of the holding resistor by 103 (240 kHz + fd). The resolution is 
1 part in 10-3. 
Each sample period in- 
Referrhg to the block diagram, the control logic circuit in the low speed logic sec- 
tion operates to transfer the doppler count of the previous read pulse to register (t-1) 
and the doppicr count of the present read pulse to register (t). The input to register 
(t) is also t ransferred in parallel to the Tracking Data Formatter tratirfer logic for 
input to the TDF. This data is the  sum of all previous counts since the initial start  
time. The new cumulative Pount is  available at the formatter no later than 2 micro- 
seconds afier occurrence of the 10 pps on-time sample pulse. 
Although this slight delay exists in getting the data to the TDF and ready for readout, 
it is emphasized that the data was "dumped" (sampled) precisely (within 25 nanoseconds) 
on time and thus corresponds to the true doppler count (within a fraction of a count) at 
the precise time of the 10 pps sample pulse. 
For display purposes only, the display and difference logic takes the difference of the 
accumulat c: reading (t) - (t-1) and subtracts the bias frequency (240 kHz  x lo3) from 
this difference. Thus, if the input is 117.5 MHz for 1/10 second corresponding to a 
doppler of 230 MHz, the count in the counter is 4 x 11.75 x 106 = 47,000,000: subtract 
0.1 x 240 x 106 = 230,000.00. If the input corresponds to minimum doppler of -230 
kHz the count is 4 x 0 .25  s lo6 = 1,000,000; subtract 0.1 x 240 x lo6 = -230,000.00. 
A t  this point, the number is still in  binary form. The control logic provides shift 
pulses to transfer the data to the serial-binary to parallel-BCD converter for decimal 
display. The BCD converter control logic accepts new data and updates the display 
only once per second. 
At a maximum input frequency of doppler-plus-bias of 117.5 WHz (a period of 8.51 
nsec) device delay times of n few nanoeeconds become significant. The critical de- 
sign problem is to construct the c a n t e r  such that at read t i m e  the count can $e ex- 
tracted without stopping the counter and without upsetting the accumulating count. 
In short, the count difference t - (t-1) between any two read pulsee must be accurate 
to kl count. 
The counting unit (Figure 3.2 .15-2*)  is divided into four parts: 
1. A four-stage high-speed synchronous counter generating intermediate 
resolution 
*For convenience bound a s  Appendix A. 
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'2. A 36 binary bit synchronous counter accumulating ca r r i e r  (coarse data) irom 
the high speed counter 
3. A phase comparison circuit generating fine count data 
4. A read pulse synchronizing circuit to transfer the count at read time to the 
holding register after the cow-ter outputs have settled 
The four-bit synchronous counter utilizes MECL 13231 "D" flip-floFs and 10105 gates 
having propagation delays of 3.3 nsec. Thus, the maximum counting speed is about 
1O9/6.6 = 150 MHz. This is sufficiently above the required 117.5 MHz to guarantee 
reliable operation. The carry generation is started at counter state 1110 (see wave- 
form diagram Figure 3.2.15-3). The carry gate is enabled 3.3 nsec after counter 
state 1111 and is AND& with state 1111 clock (regative logic). The positive-going 
edge of the ca r rv  gate clocks the coarse counter stages advancing the count 1 bit 
(weight of 26). .I  car ry  is generated every 136.16 r ;ec. Set-up time for the 
MECL 10231 flip -flop is 1 nsec and is below? the maximum counter set-up time of 
1.91 nsec. The coarse counter consists of 9 stages of a MECL 10136 sycchronous 
hexadecimal counter. The carry out of one stage is input to the succeeding stage and 
overrides the common clock (carry output of the four-bit counter) thus allowing de- 
vices to be cascaded to provide a fully synchronous counter. Propagation delay from 
clock input to data out is 5 nsec, worst case, and from clock input to ca r ry  out is 
11.5 nsec worst case, thus for 9 stages a worst-case propagition delay of 103.1 -,sw 
COUNTER LK ~ STATE - 11 10 , 1111 , , 0000 I , 
i 
\ L 3 . 3  - 
F'F LSB \ \ 
\ \ 1 
\ \ I I 
CARRY INPUT T O  '0' F/F P - 3 3 . T ;  I \ \ 
\ \ 
-4 '-SET.UPTIME = 1.9lNSEC MIN \ 
I '  \ I \  
I '  I \  G 3 . q  - 
CARRY FlF OUTPUT b- 3.3 I \ I 
I 1 , 
2.5 GATED CLK (CARRY) TO COURSE COUNTER 
1 
- 5  I 
I 
COURSE COUNTER OUTPUT I J 
lOPPS fiEAD 
READ TRANSFER 
ALL TIMES IN NANOSECONOS 
S503' 
I 
4 
'DATA TRANSFERREO I A L L  STF ZESI 
Figure 3.2.15-3. High Speed Counter \\'ayeforms 
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exists from the clock until the last carry out has settled. The car ry  c!xk input hlis 
a repetition period of over 136 nsec which is well in excess of the propagation +l,iy. 
The phase comparison circuit consists of two MECL 10231 "D" flip-flops commoiily 
clocked by thc positive-going edge of the read pulse. Each Tip-flop has one phase 
of the clock as the D inputs as shown in Figure 3.2.15--&. When the flip-flops are 
clocked by the read pulse the clock phases a r e  transferrred to tht; output and held un- 
til the transfer pulse transfers the data to the holding register. Each positi\e going 
edge of CLKO advances the four stage counter 1 bit (weight of 22). Referring to 
Figure 3.2.15-4, the quadrature relationship has four states: 0, 1, 2, and 3 
(overall count weights of Z0 and 21). The state at read time is 'latched', decoded and 
appears at  the input to the transfer register in binary for subsequent addition to the 
overall count. 
The read pulse synchronizer circuit implements transferring the counter count : the 
holding register on the :-"d positive read edge. This insures transferring data while 
it is stable and not going through a transition. To satisfy the above condition, the 
read pulse synchronizer must clock the holding register within 3.3 nsec (worse case) 
of the positive going edge of CLKO (P. 83 Figure 3.2.15-3). Thus, the propagation 
delay of the device must be less than 3 . 3  nsec. The flip-flop used in this application 
is a MECL 111 MC1690 having a propagation delay of 1.5 nsec. The cross-coupled 
gate serves to release the counter reset  at  the first read pulse after an initial reset 
has been activated from the front panel. 
ZERO REF 
4 
I 
0 1  4 8 
CLKo I 
I I 
I I I 1 
CLK9O 4 I 1 I I I 1 I I 1I I I 
I I I 1 I I 
0 :  1 ;  2 : 3 :  0 :  1 ;  2 :  3 :  
1 I I I I I I I 
Figure 3.2.15-4. Phase Comparator Waveforms 
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The Doppler Simulator (Figure 3.2.16-1) provides test signals to exercise the 
Doppler Data Extractor over simulated doppler excursions of -230 kHz  to +230kHz 
in irmements of 0.001 Hz. 
The simulatw operates in either the normal mode or one of two simulation modes: 
Bjpass Slx i i a t e  and Normal Simulate. The doppler simulation capability is  exactly 
the same for both simulation modes. 
In the normal mode, the MFR VCXO, the MFR Synthesizer and the Exciter reference 
(Ft/32) are provided to the Doppler Extractor from the Doppler Simulator while a 
55 MHz reference is also pmvidcd from the Fixed Frequency Synthesizer. 
For the bypass sinlulation mode, the Doppler Simulator provides substitute signals 
generated withic the Fixed Frequency Synthesizer for the MFR VCO, the MFR 
Synthesizer, and the Exciter reference signal (ft/32). These signals provide the 
capability of exercising the er.tire Doppler Data Extractor. The substitute MFR VCO 
is provided by a variable frequency synthesizer which provides a a.330 MHz fre- 
quency variatiod In 0.001 Hz steps to simulate the maximum doppler. 
- -  
Figure 3 .2 .  i& 1. Doppler Synthesizer, Block Diagram 
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The synthesizer is :I Rockland Model 5100 modified by removing all controls and 
monitors from the fwnt panel with the esception of t.e POWER ON/OFF switch and 
a 1 volt P/P signal monitor jack. As can be verified by the signal coherence 
diagram Figure 3.2.16-%, this test mode maintains full system coherence and there- 
by provides completely controlled doppler simulation with a predictable doppler d3t3 
output. 
In the normal simulate mode, the Doppler Data Extractor is exercised while connected 
to and using the input signals from the MFR and the Exciter. This is accomplished by 
using the MFR synthesizer and Exciter reference signals as in the normal mode while 
modifying the MFR VCO signal by adaing simulated doppler. As in the other mode this 
simulation mode also exercises the Doppler Data Extractor over a range of 0 to -0 
kHz in 0.001 Hz steps while maintaining system coherence. Signal flow and coherence 
in this mode is shown in the signal coherence diagram Figure 3.2.16-2B. 
The implementation of the Doppler Simulator is shown in Figure 3.2.16-1. Inputs 
are from the MFR, Exciter, Fixed Frequency Synthesizer and the Doppler frequency 
Synthesizer. A l l  remaining signals are generated using con\.entional mixing and 
filtering techniques. In generating the transmit reference s i iulat ion signal (64-1 1/24 
MHz), sidebands at 40 kHz, where encountered, result in a 70 MHz doppler signal into 
the doppler multiplier with the 40 kYz sideband down -35 ciB. This results in a d o p p  
ler count jitter of =8 cpunts m e .  
The circuitry comprising the Doppler Simulator is housed in the High Freqlicncy 
Processor Drawer. The Doppler Synthesizer is a separate self-contained chrssis. 
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Figure 3.2.16-2. Doppler Simulator, Coherence Diagrams 
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3.2.17 FIXED FREQUENCY SYNTHESIZER 
Fixed frequency reference signals for use throughout the Ranging Equipment are 
generated in the Fixed Frequency Synthesizer. Al l  the fixed frequencies are generated 
from two references: a 5 MHz reference from the frequency standard in the Station 
Timing System, and a 400 kHz reference from the Modulation Combiner. As shown 
i n  Figure 3.2.17-1, the frequencies are synthesized using conventional mixing, multi- 
plication, division, and filtering techniques; for clarity the amplification and filtering 
stages have not been shown. 
An analysis of the phase noise requirements in the Doppler Multiplier phase locked 
loop indicates that all reference frequencies generated for use in ihe Doppler Ex- 
tractor with the exception of the 170.6 MHz reference must have a minimum of 65 dB 
suppression of the spurious signals which fall within the G O  kHz tracking bandwidth. 
This somewhat ttringent requirement is due to the > 32 (+30 dB) multiplication of the 
fixed reference t qquencies within the Doppler Extractor. Since the 170.6 MHz r e f -  
erence is divideu by eight prior to its multiplication, an improvement of approximately 
20 dB in its phase noise will be obtained. The spurious suppression requirement for  
thfs reference is therefore 45 dB. Al l  other fixed frequencies generated within the 
Fixed Frequency Synthesizer are *hired to have all spurious signals suppressed 
by greater than 35 dB. 
3.2.18 INTERFACE/CONTROL LOGIC 
The lnter€ace/Control Logic (Figure 3.2.18-1) interfaces the Ranging Equipment 
with a computer and a Tracking Data Formatter. The computer can monitor the RE 
by examining the contact closures applied to the computer. When the local/computer 
control (from the front panel) is in the computer position the computer can directly 
control the RE with TTL compatible logic levels applied to the computer control 
inputs. Range and doppler data with RE status lines a r e  supplied to the TDF as TTL 
logic levels; see Figure 3.2.18-2. Where multiple pnrallel data Iines are used, 3 
conimon grtidnd connection will be used. 
3.2.19 AC/DC POWER 
A single brenkcr mounted on the AC POIYER panel controls application of the 60 Hz, 
single-phasc 115 Vac power to the Ranging Equipment. Ii'henever power is applied, 
a green incandescent OK indicator is illumioated and an elapsed time meter energized. 
The elapsed time meter provides a total registration of 9999.9 hours. Two ac line 
filters t-e mounted at the rear  of the chassis to rcducca radio frequency emanations 
from the Ranging Equipment. 
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Figure 3 . 2 .  I?-1. Interfacc/Cc.ntrol Logic, Block Diagram 
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The dc power supplies are all mounted within two power supply drawers mounted in 
the ranging equipment cabinet. A selector switch i s  provided on the front panel with 
a meter so that the voltage from each supply can be individually monitored. Adjustment 
of each voltage is provided by a Fcrewdriver potentiom. ter accessible on each supply 
module inside the drawer. 
The following supply voltages are provided: 
VOLTAGE 
(volt) 
+15.0 
-15.0 
-5.2 
+5.0 
+24.0 
+24.0 
DRIVING CIRCUIT 
*5V I 
USE - 
Analog circuitry 
Analog circuitry 
ECL Digital Logic 
Y'TL Digital Logic 
Analog circuitry 
Lamp and relay supply 
I RECEIVING CIRCUIT 
OPEN COLLECTOR 
- -  
I . .  
I 
I 
I 
I 
Figure 3.2.18-2. Basic Interface Logic 
All of the dc supplies are current limited, short circuit proof and have regulation 
better than 0.1'; from no-load to full-lond with a constant ac line voltagi. The dc 
power supply system has been designed to opernte so that less than 80'' of t h e  rated 
current of each supply is required unticr normnl operating conditions. 
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4. SUPPORTLNG ANALYSES 
4.1 DOPPLER SYSTEM FREQUENCY COHERENCE 
Figure 4. 1-1" is a flow diagram showing the frcquency relationships of the doppler 
system through the output of the Doppler Extractor. (Coherence within the Ranging 
Equipment WBF shown ir. Paragraph 2.2.2.) 
The transmitted frequency fT is shi?led to KfT on the uplink, multiplied by "p" in the 
transponder to KpfT and retransmitted to the receiver. The downlink signal is shifted 
to KK'pfT at the receiver. The s i p 1  frequency procLssing within the system i s  de- 
fined by equations at various points in the system. 
The output Siwi of the extractor is a biasqlus-dappler signal represented by: 
(KK'-1) pfT + 70 = 6 + fd 
Where: 
5 = 70 MHz, bias frequency 
fd = (KK'-l) pfT, doppler on returned carrier 
p = 240/221, transponder turn-around frequency rat '. 
= Ground transmitter ca r r i e r  frequency (MHz) 
fT 
4.2 MAJOR RANGE TOKE PROCESSING COHEHENCE 
The RangeTonc Proccssor  USCS a "rate-aid'' signal to track the received major range 
tone with a narrowband phase lock loop. 
The coherence relationships, for the Rate Aid Synthesizer, between the doppler input 
signal and the synthesized output sigzals are shown in Figure 1.2-1. (A 70 MHz sys- 
tem reference signal and a signal used to obtain a dymmic range simdation are also 
shown.) 
The coherence relationships for tracking of the 500 Wz. 100 kllz or 20 kl lz  tones as 
the major rangc tone arc shown in E'igurcs 4.2-2 through 4.2-1. 
*For convenicncc bound in Appendix A. 
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4-2 
Figure 4.2-3. 100 kHz Major Tone Processing Coherence 
20 I<HZ fdR/E 
NOTE 
All frequenles in HHz unless otherwise rpecifiied 
fd = Doppltr on mewed currier 
N 
fdR - Oopplw on 500 kHz range tone 
fbR = Synthesued doppkr on rawaid qnel 
for 500 kHz rings tone trackinn 
Sdected scaling factor in Rete Aid Synth@size~ 
Figure 4.2-4. 20 kHz Major Range Tone Processing Ccherence 
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4.3 MAJOR RANGE TONE PLL 
4.3.1 REQUIREMENTS 
System performance requirements which dictate design parameters of t i ~ c  mj3r range 
tone PLL a r e  imposed by signal dynamics, random noise error alldcation, and t h e  
allowed for  track acquisition and settling of acquisition transients to within error 
budget values. 
4.3.1.1 
doppler and doppler rate, correspond to the following range dynamics: 
SIGNAL DYNAMICS - Signal dynamics, specified in terms of carrier 
ir s 15,000 m e t e r d s e c  
2 R 5 150 meters/sec 
Range data errors are to be within budget for these steady-state dynamics. In addi- 
tion, tracking is to be maintained with degraded accuracy for 
2 
R 5 352 m e t e d s e c  
To minimize lag and transient e r r o r s  and acquisition times with the required n a r r o w  
PLL bandwidths, a carrier rate aid signal is employed to cancel range dynamics to 
within one part in 17600 (57 ppm). The resultant worst-case residual signal dynamics, 
for  the range tone PLL, correspond to: 
4 
(1.5 x 10 m/sec) / 17600 = 0.852 meter/sec 
(160 m/sec 2 ) / 17600 = 8.52 x meter/sec 2 
2 -2 2 
(352 w’sec ) / 17600 = 2 x 10 metedsec  
The resultant maximum residual doppler and doppler rate within the major range 
tone PLL for the several tones a re  listed in Table 4.3 .1 .1-1 .  
4.3.1.2 
lished by Figure 1 of Specification S-813-P-19 (revised) which is reproduced in Fig- 
ure 4.3.1.2-1. An analysis of that figure indicates that a t  low values of s / ~ ,  where 
input additive noise is dominant, the tone loop one-sided noise bandwidth @NI) must 
RANDOM NOISE ERROR - The random noise e r r o r  requirement is estab- 
4 4  
Table 4.3.1.1-1. Maximum PLL Doppler and Doppler Rate 
1.023 
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Figure 4.3.1.2-1. Range Accuracy Requirement 
be 0.05 Hz or less  for either ot the three major range tones (MRT). Allowable maxi- 
mum bandwidths at othcr points of interest are: 
S/@ = 30 dB - HZ 
BN1 = 0.2 Hz for 500 kHz MRT 
BN1 = 0.05 Hz for l * j O  kHz and 20 kHz MRT 
S/Q = 50 dB - HZ 
BN1 = 6 Hz for 500 kHz 
BNl = 1 Hz  fop IO@ kHz and 20 kHz MRT 
4.3.1.3 
track and operate within its e r r o r  budget within the following time spans: 
ACQUISITION TIME - The major range tone PLL i s  required to acquire 
2. Lunar Range - (S/8 = 30 dB - Hz) 
For the near-earth case, the full specified signal dynamics given in Paragraph 4.3.1.1 
may be present duri.*g acquisition. For the lunar-range case, maximum dynamics 
present during acquisition a rc  one-fifth (20%) of the full specified dynamics. 
4.3.2 PHASE ACQUISITION PERFORMANCE 
4.3.2.1 
tone is accomplished in three basic steps: 
PROCEDUliE - The acquisition of accurate tracking of the rr' ;or range 
1. 
2. 
Step a n d o r  slew P L L  output signal to near null e r ro r  condition (open loop) 
Close loop and operate a s  a 2nd-order P L L  with relatively wide notsc 
bandwidth until phase and VelociLy transients have settled 
Rcduce loop lmntlwitlth to final value i n  3rd-order coilfiguration 3. 
Acquisition is completed when transient e r ro r s  have decayed to within thc budgeted 
values. Note, however, that aXer step 1 ody, phase control has been sufficiently 
achieved to begin the ambiguity rcsolution proccss (minor tone acquisition). 
4-6 
The total time required to completf the acquisition process increases a s  the major 
range tone S/O md the acquisition and tracking bandwidths decrease. 
4.3.2.2 SLEW PERFORMANCE - The initial step in acqulsitioi, of range tone 
phase lock is an open-loop slew toward the stable null. This slew toward null is 
zccomplishcd in two steps: 
1. Shift phase digitally 180' using VCXO divide by 6 .  
2s. For 500 kHz + 100 kilz MRT, slew toward r u l l  at fixed rate using V C X 9  
frequency offset until measured phase error is zero (actual e r r o r  may not 
be zero due to lag and presence of noise). 
2b. F o r  20 kHz, digitally slew using VCXO divide by 6 until measured phase 
error is zero. 
The time requi:*ed to accomplish each step is constrained by the detectar filter noise 
bandwidth requi:ed by the range tone S/8 and the resultant filter lag and slew rate: 
limitation. 
The phase error input to the PLL, when first 
determined by the e r r o r  of stopping slew caused i; .%.. I' 
by signal dynamics). 
%z-br configuration, i E  
a d  random noise (and 
A single-pole, low-pass filter is used to improve null detection S/N for slew control 
fo r  low range tone S/8 values. The detector 0;tput !4 a sinusoidal function of fre- 
quency e' slew/360 HI. The iilter causes a lag  of the error signal of: 
where, 
e' Slew = PLL slew rate (deg/sec) 
= Half-power frcquency of low-pass filter 
Af3db 
The null detector phase lag for various slew rates and detection bandwidths will bc 
Slew Rate Detection Bandwidth Lag E r r o r  
(*/set) (Hz) (Degrees) 
200 
] 2 ' )  
200 
120 
3 .30  
3 . 3  
1.25 
1.25 
9" 
5 .  d o  
25" 
15" 
4-7 
KO filter phase lag occurs when maximum noise bandwidth (160 Hz two-sided) is used, 
since this bandwidth is determined by a bandpass filter ahead of the PLL phase detec- 
tor. The equivalent phase error due to random noise at the input of the s lew cotItrol 
logic circuit (slew detection filter o-itput) is: 
where, 
BN1 = One-sided mise bandwidth of filter = 1.6 f 3dB 
= RMS crrcr of apparent phase 
SIP = ~ a n g e  tone s/& power density ratio 
= Hxlf-power b-Qndwic€tb of f ibr  (low-pass) 
f3dB 
The m d o m  noise error c0nrMbution to phase error at end of slew is listed in 
Table 4-30 2.2-1 for appmprfate com5ttaiioi.s of S/8 and f 
3dB' 
Table 4.302.2-1. W d o m  Noise Srror 
Contribution to Phase E m r  
Wbtained from 100 Hz FPF ahead of PLL phase detcctor 
4.3.2.3 
geccralized cases m d  show normalized PLL transient responses to small, step inputs 
of position, velocity, or acceleration (step is small when d (sin OE) / d Or = 1). 
TRANSIENT RESPONSE - Figures 4.3.2.3-1 through 4.3.2.3-6 am 
Mgures 3.3.2.3-i through 4.3.2.3-3 apply to a Lnd-order loop with a nominally 
1 erfect yelocity integrator and a damping factor 5 = 0.707. The open loop transfer 
fimtion for such a loop is: 
2l% (s + Uo / 25) 
S2 
G @ )  = 
BN1 - 
- 
% -  
One-sided noise bandwidth of loop 
BNI / 0.531 for S = 0.707 and 20% position step error overshoot 
FIgures 4 . 3 . 2 . 3 4  through 4.3.2.3-6 apply to a 3rd-order loop with nominally perfect 
integratorP and an open-loop transfer function of: 
1 
N 4e re , 
w = BNl / 0.743 f )r 29‘; pojjtfon &eb) error overshoot 
0 
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The scales d all figures are as follows: 
1. Tiae is presented as the product BN1 x Time, thus actual time is 
t = (scale time)/BN1. 
E r r o r  is presented as the ratio of [Error/(fnput Step)] / (BNl) , 
where, 
i 
2. 
i = 0 f. .-position step 
i = 1 €or mlocity step 
i = 2 for acceleration b i ~ p  
The predicted closed-loop transient response of the MRT PLL for a number of condi- 
tions is illustrated in Figures 4.3.2.3-7 through 4 3.2.3-15. These respmses w e r e  
obtained through computer simulation of the PLL with input conditions corresponding 
to nominal worst case situations. Descriptive data pertinent to the various figures is 
summarized in Table 4.3.2.3-1. In all cases 
1. 
2. 
3. 
I. 
- 
a. 
6. 
7. 
The respo~se starts at the time the PLL is initially closed in a Bnd-crder 
configuration. This is after any required slewing is completed. 
The initial phase error simulated at the lime of loop closure is greater 
than or equal to the one sigma uncertainty in phase due to noise present 
in the observation bandwidth used during slew. 
The loop is allowed to settle in the second-order configuralicn €m appraxi- 
mately 5 time constants (BN1 t = 5) .  
Alter settling in the initial Znd-order configuration, the loop bandwidth is 
reduced and the configuration changed to Srd-order. 
The assunled phase error a t  the time of bandwidth reduction and configura- 
tion h n g e  is h e  rms e m r  due to noise in the initial bandwidth. (This is 
the reas-n for the apparent step error in the figures). 
The sigrirtl frequenzy dynamics present during the acquisition process 
correspond to the full qecified dynamics for the strong signal cases (S/o = 
50 dB-Hz) and one-fifth of that for the medium (S/O = 30 dB-Hz) and 
weak (S/S = 12 db-Hz) signal cases. 
For the cases  where signal dynamics have a significant effect, the phasc 
e r r o r  (b- to noise at  thc timc of Imtirvidth switching is intmduccd in  both 
polari, 
Figurc 4.3.1.2-1 establishes the rxigc accuracy requirements for the system. From 
this figure, the total allowable rmd phase e r r o r  under various conditions can be 
&termbed. The total allowahle values are listed in Table 4.3.2.3-2. A portion of 
this total allowable error can then be allocated to traiisient lock-up error to account 
for the residual pham e-ror due to transients at the time acquisition is considered 
mmplcted. Fipires 4.3.2.3-1 through 4.3.2.3-15 car then be used to deWrinine the 
time (after initially closing the loop) required to get the residual transient phase error 
within the allocated aaount. The allocated transient phase errors and the required 
times are also given in Table 4.3.2.3-2. in some cases, the allocated transient 
er,'or is approximately two-thirds of the total allowable phase error. Althou@ this 
may seem large, it should be noted that the responses represented by Figures 
1.3.2.3-7 through 4.3.2.3-15 are for severe cases  (maximum required dynamics, 
minimum S!0 within range, and maximum mk-airl error) m d  in general: the errors 
will be considerably less. F'ulhermore, the error can he in either direction and 
statistically should combine with other e r r o r s  in a mot sum-square manner. 
4-1 I 
I 
ea e e 
ca 
ea 
-9 e 
E
 
2
 I 
W
 
0
 
cn 
O
D
0
 
e
 
ea 
0
 
W
 
0
 
e 
e 
e3 
L- 
0
0
 
0
0
 
e
m
 
0
0
1
 
e 
c
\
l
-
o
o
c
\
l
o
 
4
1
0
 
0
 
N
c
u
 
to 
2
 
z! I 
I 
d
 
00 
0
 
In
 
m
o
 
P
- 
0
0
 
m 
10 
ea 
0
0
 
(0
 
e
 
0
0
 
Q
) 
e 
e 
9
d
 
c
u
m
d
d
a
o
'
 
0
 
e
o
 
0
 
P
O
 
0
0
 
a 
e 
0
 
d
m
o
o
e
o
 
q 
O
 
c
o
 
CD 
Q
) 
I 
In
 
E
- 
m
 
In
 
ea 
0
 
d
c
o
 
9
4
 e 
Q
) 
4 
N
4
 
* r) 
0
 
0
0
 
0
 
B 
e
o
 
c
o
 
00 
d
 
e 
0
 
e 
e 
h
l
m
o
o
e
w
 
d
o
 d
 
*
o
 
N
 
0
0
 
N
O
 
00 
r
l
V
J
Q
O
d
*
 
* r) 
e 
e
 
e
 
aa 
0
 
d
o
 
W
 
0
 
d 
d
o
 
4 
9
8
0
 
4-12 
r 
1
 
1
 
1
 
M
 
hl 
bl 
N 
m
 
N 
Is 
I 
4- 13 
m
 
N
 
I 
4-14 
m
 
N
 
1
 
m N d G) 
-
.
 
c3 
c3 
a k 
3 i! F 0 P E 0 u- s a E m rn 8 E 2 E a2 P) 0 CI 0 Q) L: u m B 2 . m I c? m m v . . . h z: 
i 
4-15 
1
1
1
1
 
m
 
1 
Q
 
I 
I - 
1
1
1
1
 
1
1
1
1
 
I 
Id 
I 
I 
N
 
1 
B 
. 
J 
Irl 
m
 
1 
f'. 
m
 
4-16 
I 
. 
7
 
\ 
N
A
 
-
V
 
v
 
m J- 
m
 
N . 
m
 
I 
tlU
titl3
 
I 
4-17 
N
 
. 
A
 
V
 
W
 
ul 
v
 
4-18 
N 
6l a
-
 
- I 
. 1 d . . . . . 
1
1
1
1
1
1
1
1
1
.
 
N
 
I 
4-19 
>
i
~
~
r
i
~
m
i
 
. . . . . I . 
9
 
I
"
 
'
1
1
1
1
 
J- 
m
 
N
 
- m 
N
 
5 0 0 I4 3 B ;ij M c 0 k k 0 cr a m s x 2 Q1 I r) @a r) -r b . e z: 
4-20 
7
 
A . 
- 
. . 
4-2 1 
N
 
7
 
N I 
0
 
0
 
h
 
- 
4-22 
4-23 
N
 
I 
I 
.
I
 
I
.
 
N
 
1-24 
r- ,- I . . . L . . b . . L r b . L . 
N 
I 
1 
- 
m
 
- 
N
 
4
U
W
t1
3
 
4-25 
N 
m
 
m 
,.
.,
..
..
.,
E 
m
 
m
 
m
 
u3 
Ip
 
3- 
m
 
N
 
m
 
N
 
I 
4-26 
h
 
V
 
w Ln v 
N
 1 
4-27 
m
 
'
I
r
r
r
r
1
r
e
e
 . . . I I 
1
1
1
1
1
1
1
1
 
K
l 1 
- 
4-28 
111 I 
4-29 
u
m
~
~
w
~
u
u
m
 
b
 
. . L . . . . . b b . . . . . . . . D .- i"
l
"
'
A
"
 
m
 
- 
111 
I 
5
1
 w
u
 W
I
 1
.
1
-
 * I
 
. I I * . . . . I 4 
1 1
1
1
1
1
1
1
1
1
 . 
4-30 
I
 
\ hl 
Lrl 
6l 
lfl I 
4-32 
u
 
\ 
r
i
l
l
=
-
 
*.-.-- 
la 
111 I 
m
 i 
- 
4-33 
Table 4.3.2.3-2. T m s i e n t  Response Summary 
CONDITIONS 
S/Q = 50 dB - HZ 
500 kHz MRT 
100 kHz MKT 
20 kHz MRT 
S/@ = 30 dB - HZ 
500 kHz MRT 
IC0 kHz MRT 
20 kHz MRT 
S/@ = 12 dB - HZ 
500 kHz MRT 
100 kHz MRT 
20 kHz MRT 
TOTAL 
ALLOWABT 
ERROR 
(Degrees) 
1.2 
0.32 
0.32 
TRANSIENT 
ERROR 
ALLOCATION 
(Degrees) 
0.3 
0.16 
0.16 
1.2 
0.53 
0.53 
0.8 
0. 35 
0.35 
3.4 
3.4 
3.4 
2.0 
2.0 
2.0 
TINE HQRD 
TO REAC€i 
ALLOCATION 
(Seconds j 
~- 
1.2 
1.5 
1.5 
! 
13.0 
17.5 
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4 -3.3 TRAC KING PERFORMA NC E 
In all cases the MRT PLL will  perform tracking in  a third-order configuration with 
mar perfect integrators. Thus, loop tracking phase errors due bo velocity and 
constant acceleration dynamics will be near zero (less than 0.17. Transient errors 
due to steps in velocity or acceleration dymmics can be predicted from Figures 
4.3.2.3-5 and 4.3-2.3-6. 
Other tracking errors. discussed in Ptragraph 4.7.2, consist of systematic errors 
cawed by phase detector and A/D converter drifts due to temperature, and random 
errors due to VCXO phase jitter and phase error dij$tizing. 
E r r o r s  due to additive input thermal noise are discussed in Paragraph 4.7.3. 
4.4 MINOR RAVGE TONE CORRELATION 
Operating together, the Range Tone Processor (RTP) and Digital Raqge Tone Exhador 
(DRTE) automatically sJnchronize *e s p t h s i z e d  mfnor range tones with the received 
minor range tones i n  a prsscribed sequence, starting with the highest minor =ne and 
endlug with the ~ O H Z  tone. 
The synchmnization process for each tone consists of: 
1 . 
2. 
3. 
Correlation (phase comparison) of local tone with received tone 
Deciding which of three possible levels the correlation function lies in 
Correction cc phase error in accordance witb decision logic discussed 
in Paragraph 3.2.8, Table 3.2.8-1. 
Repetition of steps (1) through (3) until agreement (peak correlaticn) 
is obtained. 
4. 
In the absence of decision errors ,  zt least two ax! not more than three cc,rrel;itions 
are required. 
The correlaticn process is performzd by a phase detector and ;in "integrate-and- 
dump" circuit. 
F o r  the 100 kHZ through 800 H z  minor range tones, the correlation functio. ic 
sinusoidal. For the 160 l i z  through 10 Hz tones, the function is triangular. 
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This functional relationship between correlator output and the offset of phase match, 
can be expressed as: eAs 
Eo = ( 2 / n )  E s C O S  OA (100 kHz s fm 5 800 Hz) 
I 160 Hz s fm s 10 Hz 1 l e , (  <180deg J 
where 
E = Amplitude of input range tone 
S 
Figure 4.4-1 is a v p h  of the two correlation functions normalized to unity. The 
possible correlator outputs (excluding any phase or amplitude error) f m  the various 
minor raw tones are also indicated. The outputs for the 100 lrHz through 800 Hz 
tones occur a t  one of flve positions on the sinusoidal function and are separated in 
72" (l/5-cycb) increments. The outputs for the 160 Hz tone also occur at one of 
five positions, but on the triangular transfer function. The outputs for the 40 He 
and 10 Hz tones occur at  one of four positions on the triangular function and are 
separated i n  90" (1/4-c-vcle) increments. 
Figure 4.4-1. Correlator Outputs 
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The correhtor output i s  compnrccl to t w  different slicing (reference) levels a k  
decisions made as to whether thc correlator output is above or below the reference 
levels. These decisions provide fnforrnatim as to which of three states the apparent 
phase is in. These shtes correspond to: 
state 1 0" (all tones) 
state 2 i72" (100 ~ H Z  - I t i O  Hz) 
i90" (40 Hz, 10 1171 
state 3 f14.I' (100 WZ - 160 Hz) 
lbOo (40 Hz, 10 111.) 
In  the presence of a given noise level and with a eriven integration time, the difference 
in level between the slicing reference level and the no .una1 corretator output 
determines the pr Wbility of a decision error, Pe. Or contrarily, in the presence 
of a given noise k :el, and for a required decision error probability, the difference 
i n  levels determines the required integration time. This is stated mathematically 
as : 
where 
T = Integrationtime 
K = Function of error probability and level differences 
S/(p = Signal-to-noise power density ratio 
-3 
For P =10 
e 
where 
a = Umiting value of corn*l;lt ion output 
b = Normalized value of ..illring level 
The nominal values for "a" are thwe corresponding t o  thc v:irious possible output 
levels shown in Figure 4.4-1. Tht. Limiting values, however, are different due to 
phase and amplitude drifts and othcr systematic e r r o r s  which cat. w u r .  'The 
ranges of "a" for the various tones :ire shown i n  Figure 4.4-2. These ranges 
correspond to phase e r r o r s  of i10" and amplitude e r r o r s  of t149. 
. 4-37 
I a * 4 i d 7  
Figure 4.4-2. Normalized Correlation Output Limits 
Fram the figure it can be seen that the worst-case situation occurs when making the 
decision as  L 1 State 1 or State 2 for the 100 kHz through 800 Hz tones. In this case 
the live1 limits are separated by 0.847 - 0.535 = 0.312. If the slicing level, "b", 
is ut-1 midway between the two Values, then la-bl = 0.156 and (a-b)2 = 0.0243. 
Reftwcnce levels s i l l  be used in the Rangiw Equipment such that this is the minimum 
valut. of (,-b)2 in all cases .  W i t h  this value, the maximum K is: 
K = 2.945/0.0243 = 121 
4 -38 
and the maximum required integration time is: 
S/(P 
(dB-Hz) 
I 
10 - 16 
16 - 22 
22 - 28 
28 - 34 
Above 34 
1- 
Ir. all cases, the integration t ime used is :it least this large and t te  I a-b I value is at  
a s t  0.156. TzIus, the decision e r r o r  probability. P, will be less than 
many situations the integration time u s d  is lower and the I a-bl value is con- 
siderably laeer. Thus P will be considerably smaller. 
In 
e 
ISTEGRATIOS TIME 
(sec) 
12.6 
3.2 
0.9 
0.2 
0.05 
Also, it should be noted that P, is the probability of error for a single decision. 
With the phase matching logic used (Table 3.2.8-l), at Least two decision errors 
ire necessary to leave a tcne improperly adjusted. Since the decisions a r e  independ- 
:nt, the probability of that occurrence is: 
-6 
(Pel = P e 5 10 
1 
Since as many as 7 tones are phase matched, 
error is: 
the total probability of ambiguity 
-6 
c 7 x 1 0  
'rte actual integration t imes selected for use a r e  given in Table 4.4-1. 
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4.5 CODE CORRELATION 
Operating together, the Range Tone Processor, the Digital Range Tone Ext raddr  
and the Local ARC Generator automatically synchronize the local ARC with tt .6 :  
received ARC. The synchronization process consists of: 
1. 
2 . 
Correlation (phase comparison) of local ARC with received ARC 
Comparing apparent correlation level with decision level for decision 
that ARC is matched 
3. 
4. 
Delaying local ARC by 16-bit position, i f  (2) is not satisfied 
Repeating steps (1) throuqh (3) until (2) is satisfied. 
The cor reh t ion  process is performed by a phase detector and an  "integrate-and- 
dump" circuit. The input signals to the phase detector a r e  the, (previously phase 
matched) received and local 4 kHz minor range tone pair which are bi-phase 
modulated with the received and local ARC respectively. The correlator integrates 
the phase detector output over an  integrdl number of code bit periods, but over a 
time interval which in some cases is less than the code length. 
The output of the correlator a t  each sample time, is: 
= E (2/r)  COS 6A Code Matched EO S 
= Es ( Z / T )  C m  COS 6A Code N o t  Matched 
where: 
= Phase difference between local and recei,?ed 4 kHz sub-carrier 
eA 
E = -1mplitude of input 4 kHz sub-carrier 
S 
C = Cross-correlation betwccv the local and received code when 
not matched LR 
The value of C m  depends on code position and the correlation interval. For the 
code selected, a digital computer W B N  used t o  determine C m  for a range of 
corrclation intervals, expressed as  the number of bits correlated. Results of 
that analysis 3re summarized i n  Figure 4.5-1 for intervals of interest: a s  can be 
seen C m  s 0.3125 for  an  interval at least 0.2 second (32 bits). This has been 
m' chosen a s  the minimum integration time and will be the largest C 
4-40 
1 
- 05  - 
Figure 4.5-1. Bounds of Cross-correlation Between Unmatched Code 
-6 
The required integration time, T ,  for a decision error probability of 10 is: 
2 T == 6.96/(a-b) (S/(p) 
Allowing *lo" error of sub-carrier phase match and il45 signal amplitude error 
(same as for minor range tones), the boundary values of normalized Eo ("a") are: 
1.  Code Matched 
Lower Limit = 0.86 Cos 10" = N.847 
2.  Code Not Matched 
Upper U m i t  = (1.14 Cos 09 (.3125) = +.356 
Setting the slicing level, "b", at M.601 qives a normalized separation value 
I i t - .hI  = 0.246. Thus 
4 4 1  
:ind t!!e required integration time is 
for each code match decision. 
In all cases, an integration time considerably longer than this is used and the decision 
e r r o r  probability will be considerably less than (The actual integntion times 
to be used are the same as the minor range tones. given i n  Table 4.4-1, except that 
the minimum time is 0.2 seconds.) For example ;It s/e = 10 dB, an integration time 
of 12.3 seconds will be used whereas the required minimum is: 
T = 115/10 = 11.5 seconds 
Furthermore, for the relatively long integration times, the unmatched code cross- 
correlation factor, Cm, will be much less than 0.3125 and the probability of 
deciding match - when actually unmatched - will be greatly improved. 
For S / e  2 34 dB, an integration time of 0.2 second will be used because this is 
the minimum value selected due to cross-correlation. The value required by 
noise considerations is, however, only 
T = 115/2500 = 0.046 second 
-6 
, Thus noise will cause decision e r r o r s  with a probability much less than 10 
4.6 RANGE DATA ACQUISITION 
4.6.1 GENERAL PROCEDURE 
The range data acquisition process comprises the execution of three separate 
sequences of action (Figure 4.6.1-1). The initial sequence of events s ta r t s  with 
establishing level control of the M R T  and ends with the major range tone P L L  
slewed to an approximate null error, with range tone AGC fully effective, and with 
the phase acquisition mode (FAST, MEDIUM, o r  SLOW) selected. 
The other two sequences of events a r e  executed i n  parallel; they separately cul- 
mi tulte in: 
1 .  Major range tone PLL operation in the appropriate bandwidth and 3rd 
order mode wi th  major itcquisition transient settled 
Resolution of major raw(: tone ambiguities with the minor range tones 
and the ARC 
2 .  
4-42 
LSIAPLIJH 
L t V t t  CONTROL 1-4 A G E 1  
PHASE MATCH @ 
MINOR RANGE 
PLL BAWOWIDTH 
INOICATE 
“RANGE ACOUIRED” 
SoIm 
Figure 4.6.1-1 . Acquisition Sequence 
Manual control of operating mode (when effective during acquisition) deletes the 
S/o determination action from the first sequence. Af te r  completion of acquisition, 
manual control results i n  change of PLL bandwidth (for change between FAST and 
MEDIUM). 
The three sequences and their time schedule are discussed below. 
4.6.2 AGC/SLJZW SEQUENCE 
The AGC/slew sequence sets up the initial conditions for the PLL acquire and 
ambiguity resolution sequences which follow. The actions which are completed 
during the AGC/slew sequence are: 
1 .  Provide nominally correct major range tone power level into PLL and 
level sensing circuitry (establish AGC) 
Determine the S/(b of the received major range tone and select the nppro- 
priate operating mode (FAST, MEDKJM, or SLOW) for the ned sequences 
of data acquisition and for tracking 
2.  
:I. 
4 .  Re-establish level control. 
Slew PLL output signal to nominal null error with redpect to input signal 
4-43 
An acquisi;ion mode selection of FAST, MEDK'M, o r  SLOW is made i n  accordance 
icith: 
Fast: S / 0  z 50 dB - HZ 
Medium: 5 0 d B - H ~ > S / @ s 3 0 d B - H ~  
Slow: 30 dB - HZ > S / S  
4.6.2.1 
S/$ and selecting the operating mode is shown i n  Figure 4.6.2.1-1. Two basic 
decisions are made: 
LEVEL CONTROL A N D  MODF SELEXTION - The process of determining 
1 
2. 
The major range tone is being received and is con t ro lhq  amplifier gain 
The S/g, value is above 50 dB - Hz, below 30 dB - Hz or between these 
two values. 
The S/Q determination is made by comparison of the output of a wideband IF' noise 
detector with two reference levels after AGC has had sufficient t ime to approach 
the final mean value. 
4.6.2.2 
mode is selected. 
SLEW - SlGw of PLL output signal is initiated as soon a s  the operating 
Digital logic (operating on filtered output signals of the coherent detectors which 
are used for PLL control and for AGC) controls a fast 180' digital slew and a slow an- 
alog slew of the PLL feedback signal. Filter bandwidths and slew rates are selected 
to minimize filter lag and S / N  effect on phase error at end of slew consistent with the 
acquisition t h e  requirements. 
4.6.3 MRT PLL ACQUISITION 
After s lew is completed in the previous sequence, the MRT acquisition consists of: 
1. 
2. 
3. 
3. 
Closing PLL in relatively wideband second-order configuration 
Waiting for acquisition transients to sufficiently settle 
Switching PLL t o  mlrrow bandwidth third-order configuration 
Waiting for acquiultlon transients to sufficiently settle 
The PLL performance and rvaponse to these steps are discussed in Paragraph 
4.3.2.3. 
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START 
SET MAX 
m NOISE LEVEL 
SELECT WIPE BW 
FOR SIGNAL PRESENT 
DETECTION FILTER 
SIGNAL 
PRESENT 
+ YES 
+ I 
ESTABLISH 
AGC 1 
MEASURE 
WIDEBANO 
NOISE LEVEL 
YES 
x SELECT 1 Fl SELECT SE MEOIUM I 
MODE MODE I 
J 
Figure 4.6.2.1-1.  Automatic Mode Selection Process 
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4.6.4 AMBIGUITY RESOLUTION 
Ambiguity resolution consists of phase matching all of the minor range tones anci !he 
ARC. These sequences are described in Paragraphs 4.4 and 4.5. 
4.6.5 ACCUISITION TIME SUMMARY 
4.6.5.1 
have been described; they consisted of: 
GENERAL - The various steps required to achieve range data ncquisition 
1. AGC/Slew 
2. MRT PLL Acquisition 
3. Ambiguity Resolution 
Steps (2) and (3) are conducted in parallel. 
This section provides a summary of the total time to perform those steps for three key 
S / q  values. Not included in the acquisition time summaries are propagation delay 
times which will depend on range, and which can be substantial for very long ranges. 
For example, at lunar range, the round t r ip  propagation time is approximately 2.47 
seconds. Since there lgay be as many as 8 range tones plus the ARC transmitted 
sequentially, the total tike lost due to propagation would be about 22.3 seconds. 
4.6.5.2 
sided noise). Allowing about 2.5 time constants for settling of AGC , the sigml will 
be properly ltnrel controlled in approximately 1.25 second at a modulation index of 0.2 
rad. At  jl = 0.5 rad, the 1.25 second time is reduced to 0.75 second. At that time, 
the following actions can be taken: 
AGC,/SLEW - The initial AGC bandwidth is approximately 0.5 Hz (one- 
1. Detect signal presence 
2. 
3. Start slew 
Select acquisition mode (FAST, MEDIUM, SLOW) 
For all signal cases, slew will require 1.0 second at most. 
Af te r  -1ew is completed the AGC bandwidth is reduced and the MRT PLL acquisition 
and ambiguity resolution processes are started in parallel. For  strong signals, 0.5 
seconds iS required to re-establish the correct level of AGC; for S/0  5 50 Db-Hz, 4 
seconds is required. 
4.6.5.3 
acquired when its acquisition traneient errors have eettled to an allowable value. The 
MRT PLL ACQUiATION - The major rahljc tone PLL is considered fully 
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allowable values and required maximum limes were given in Table 4.3.2.3-2. In 
summary, t p  n:aximum required times were: 
Strong Signa! 1.5 secs 
Mediun Signal 17.5 secs 
Weak Signal 42 secs 
4.6.5.4 
a series of sequences: 
AMBIGUITY RESOLUTION - The ambiguity resolution process cons,&s of 
1. Integrate and compare (correlation) 
2. Dump and correct (correction) 
The times for  each event are determined by the S/(p v h e s  and the tone . ..AC being 
operated upon; se? Table 4.6.5.4-1. 
Table 4.6.5.4-1. Schedule of Correlation and Correction Xntervals 
22-28 
2 8 -34 
> 34 
> 34 
> 34 
> 34 
> 34 
0.8 
0.2 
0.05 
0.05 
0.05 
0.05 
0.2 
Correction 
(msecs) 
(T2) 
50 
50 
50 
50 
1.25 
6.25 
25 
50 to 100 
50 
Applicable 
Signals 
Al l  minor tones and ARC 
Al l  minor tones and ARC 
Al l  minor tones and ARC 
All minor tones and ARC 
800 Hz & above 
160 Hz 
40 Hc 
10 Hz 
ARC 
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If  no decision errors are made during the process, at most 3 correlation and corrtic- 
tion cycles are required for each minor range t 
range should be within the 10 Hz ambiquity range and vnly one ARC cmrelatioi, should 
be required to verify that fact. For the medium signal strength, it i E  a:jsumrd that 
the ARC can be preset so that, at most, 10 correlation and correction cycles are 
required. For the weak signal case, no preset knowledge is assu*red. 
Fcr the strong signal cabc*. the  
Signal 
100 kHz 
20 kHz 
4 kHz 
aoo HZ 
160 Hz 
Summaries of the ambiquity rtdolution times are given for tne three signal strength 
cases in Tables 4.6.  +4-2 through 4.6 .5 .4-4 .  
Time (msec) 
Correction I 
(TI) I (Tal C or relation 
50 1.25 
50 1.25 
50 1.25 
50 1.25 
50 6.25 
Table 4.6.5.4-2.  Corrslation and Correction 
Time Summary for S/@ = 50 dB - Hz 
4 0  Hz 
10 Hz 
50 
50 
25 
-. 
Total 
n(T1 + T 2 )* 
153.15 
153.75 
153.75 
?.53.75 
168.75 
225 
450 50 to 100 
I 
ARC 200 50 25 0 
Maximum Total Time 1.69 scc 
I 1 I 
* 
n = 3 for all tonea 
n = 1 for ARC 
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Table 4.6.5.4-3. Correlation & Correction Time 
Summary for S/a = 30 dB - HZ 
200 
200 
200 
200 
200 
200 
200 
200 
Timc (msec) 
correction 
p,, WPal 
100 ldiz 
20 kHz 
4 m  
800 Hz 
160 He 
40 He 
10 Iie 
ARC 
Maximum Total Time (Sec) 7.9 Seronds 
- 
* 
n =  3 f o r a l l t o n e s  
n =  10forARC 
50 
50 
50 
50 
50 
50 
50 to 190 
50 
Total 
750 
750 
750 
750 
750 
750 
900 
2500 
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Table 4.6.5.41.  Correlation & Correction Time 
Suniinary for S/9 = 12 dB - Hz 
Time (me) 
sigaal 
100 kH2 
20 kH2 
4lrHe 
800 He 
160 Nz 
40 Hz 
10 Hz 
ARC 
Correlation 
iT1) 
12,800 
12 800 
12 800 
12,800 
12,800 
12,800 
12,800 
12,800 
Correction 
P2) 
50 
50 
50 
50 
50 
50 
50 to 100 
50 
T d a l  
n(T1 + Tz)* 
38,550 
38 550 
38,550 
38,550 
38 550 
38,550 
38 700 
539,700 
Maximum Total Time 809.7 seconds (13.5 minutes) 
* 
n = 
n = 42  for ARC 
3 for all tones 
4.6 .5 .5  TOTAL TIME - A  summary of the total acquisition time for each of the 
three cases is given in Table 4.6.5.5-1.  The total time consists of the AGC/Slew 
time plus the longer of the MR1' PLL acquisition or the ambiguity resolution time. 
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T&le 4.6.5.5-1. Total Acquisition Time Summary 
Sequence 
@ AW/Slew 
@) MRT PLL 
Acquisitions 
@ Ambiguity 
Redution 
Total Acq 
T i m  (Set)* 
s/u = 50 dB 
2.25- 
1.5 
1.69 
3.94 
* 
** Lrurgerof @ + @ and @ + @ 
At p 1 0.5 d. 
Time (See) 
S/@ = 30 dB - HZ 
6.25 
17. 5 
7.90 
21.75 
S/@ = 12 dB - HZ 
6.25 
42 
809.7 
841 
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. "  
r .  4 RANGE MEASUREMENT ERROR 
500 W z  
2,000 
5.53 
0.18 
300 
0.85 
1.2 
This error analysis of range measurement performance 
ing definitions: 
100 kHz 
10,000 
27.7 
0.036 
1500 
4.18 
0.24 
s consistent with the io low- 
RANGE RESOLUTION - The smallest measurable quantity that will yield a determin 
istic output range value. 
RANGE INSTRUMENTAL ACCURACY - Range instrumental accuracy includes all 
random and systematic errors due to the Ranging Equipment hardware in the presence 
of an infinitely high input S/N ratio. 
RANGE ACCURACY - Consists of range instrumental accuracy plus the effect of re- 
ceiver input thermal noise. E r r o r  due to uncertainty in initial zero-set and knowledge 
of the velocity of propagation is not included. 
The unit used to express range measurement requirements and performance i s  the 
meter. Table 4.7-1 provides a sd of conversion factors used in the range measure- 
mend error analysis. 
Table 4.7-1. Range Measurement Conversion Factors 
UNlTS 
IlSeC/CyC 
nsec/degree 
degrees /nsec 
m e t e r d c  yc 
meters /degree 
degrees /m eter 
meters/nsec I 
FORMULA* 
10% 
1 09/360f 
360f/10s 
c /2f 
c /72Of 
720f /c 
9 
J ( 2 x 1 0 )  
FREQUENCY, 
8 
+All factom for range are one way 
Velocity of propagation c taken as 3 x 10 meterslsec.  
20 lrHz 
50,000 
138.8 
0.0072 
7500 
20. a3 
0.048 
0.15 
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4 . 7 . 1  RANGE RESOLUmON 
The range resolution, as defined above, is set by the number of increnients per cvcle 
used in measuring phase delay of the major range tone; it is given by: 
where, 
AR = Resolution (incranrcnt size) 
8 
c = Velocity of propagation, 3 x 10 meters'secocd 
M = Number of delay increments pe r  cycle 
f = Major range tone frequency m 
The value of the product Mfm is the same for 500 H z ,  100 kHz, or 20 kHz and is 
(using the values of M and f, for the 500 kIiz range tone): 
3 5 9 Mf = ( 2 x 1 0  ) ( 5 x 1 0  ) = 10 . m 
Thus, the resolution is: 
8 9 AR- 3 x 10 /2 x 10 = 0.15 meter 
4.7 .2  RANGE INSTRUMENTAL ACCURACY 
Range instrumental accuracy i s  limited by systematic and random errors occurring 
within the Ranging Equipment. The errors of concern are those associated with the 
fine-range data signal processing. Intermediate- and coarse-range data is used only 
to resolve ambiguities in the fine-range data. The fine-range data signal processing 
and information flow is illustrated in Figure 4.7.2-1. * For reference purposes, some 
of the signal processing elements in the diagram have been arbitrari ly numbered. The 
errors discussed below are those contributed by the Ranging Equipment. Errors contrib- 
uted by sources outside the Ranging Equipment (part of the R F  Link, Figure 4.7.2-1) 
are not included. For example, group delay variations in the Exciter, MFR, and 
Transponder will contribute error to the ranging measurement, but are not included 
in the analysis since they are not part of the Ranging Equipment. Ranging accuracy 
:IS discussed in Paragraph 4 . 7 . 2 ,  however, does include input thermal noise error. 
4.7.2.1 
clclay and phase variations within the processing elements as a result of tcmperature 
SYSTEMATIC ERRORS - Systematic errors result from modulation group 
+For convenience bound in Appcndix A. 
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change and signal frequencydynamics (doppler and doppler rate). Table 4.7.2-1 sum- 
marizes t l i c .  errors by cause for elements shown in Figure 4.7.2-1. The e r r o r s  are 
individually discussed below. 
4.7.2.1. I 
estimated to be *lzO F (see Paragraph 3.1.1). Most of the Ranging Equipment circuitry 
operates over that range and the following analyses and estimates are  based on that 
temperature variation. Selected elements, however, are controlled through heater 
circuits to operate over smaller temperature variations. For those elements, the 
error analyses and cstimates are based on the controlied temperature variation. 
Temperature Change - The temperature variation within the cabinet i s  
Filters la, lB, and 1C are all 2-pole LC, bandpass filters with a Q of 2. Over the 
operating temperature range, the fractional detuning will be less than i200 ppm result- 
ing in a phase shift of less than io. 1" . 
Filters 2A, 2B, and 2C are all LC filters with a half-power bandwidth of 70 kHz. The 
500 kHz and 100 kHz filters are 1-pole bandpass, and the 20 kHz fi l ter  is a 2-pole low- 
pass. Over the operating temperature range, (the 500 kHz filter is temperature con- 
trolled) the fractional detuning and resulting phase shift will be less than the following 
values : 
T 
F'ilter No. Fractional Detuning Phase Shift (degrees) 
ZA 
2B 
2 c  
*lo0 ppm 
*500 ppm 
*500 pprn 
*O. 08 
*O. 08 
*O. 016 
Filter 6 is an LC, 2-pole low-pass filter with a cutoff frequency of 1 MHz. Detuning 
due to temperature variations will result in these phase delay variations : 
Major Range 
Tone Frequency 
500 kHz 
100 kHz 
20 kHz 
Maximum 
Phase shift (Degrees) 
io. 05 
i o .  01 
io. 002 
Filter 3 i s  a 1-pole bandpass crystal filter with a half-power bandwidth of io0 Hz. 
Over i ts  controlled temperature range, the phase shift will be lees than *O. 15'. 
Filter 4 is a 1-pole LC filter with a half-power bandwidth of 100 kHz; however, this 
filter , as *Ne11 88 the axis-crossing detector (ACD 3) which follows i t ,  is within the 
major rmge tone PLL. Thus slowly varying phase shifts caused by temperature 
changes will be tracked out and nct contribute error to the ranging m w u r e m e n t .  
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Table 4.7.2-1. Systematic Range Error Summary 
ERROR I M R T  4 
SOURCE ERROR+ 
TEMPERATURE CHANGE 
Filter 1 
2 
3 
4 
5 
6 
ACD 1 
2 
3 
4 
AGC 6 Demodulator 
Rate Aid 
Major Range Tone PLL 
Phase Data Multiplier PLL 
RSS (Temperature) 
SIGNAL FREQUENCY DYNAMICS 
Filter 1 
2 
3 
4 
5 
6 
ACD 1 
2 
3 
4 
AGC & Demodulator 
Rate Aid 
Major Range Tonc PLL 
Phase Data Multiplier PLL 
RS8 Total 
RSS Total (Meters) 
500 
DEG 
0.1 
9.08 
0.15 
0.035 
0.05 
0.18 
- 
- 
- 
- 
0.18 
0.1 
0.1 
0.36 
- 
- 
0.08 
0.003 - 
- 
0.05 - - - 
- 
- 
- 
0.1  
0.01 
0.14 
0.38 
HZ 
NSEC 
- 
-
D. 6 
D. 4 
D. 83 
D. 2 
D. 3 
1.0 
- 
- 
- 
- 
1.0 
0.6 
0.6 
2.0 
- 
- 
0.4 
0.02 
- 
- 
0.28 - 
- 
- 
- 
- 
- 
0. ti 
0.03 
0.77 
2.14 
- 
- 
0.32 
1 O( 
DEG 
0.1 
0.08 
0.15 
0.007 
0.01 
0.036 
- 
- 
- 
- 
0.036 
0.1 
0.02 
0.23 
- 
- 
.016 
. 000 
- 
- 
0.01 - 
rIIz 
NSEC -- 
2.8  
2.2 
4.2 
.2 
.3 
1.0 
- 
- 
- 
- 
1.0 
2.8 
.6 
6.4 
- 
- 
.4 
.02 
- 
- 
0.28 
- 
0.1 
0,001 
- 
2.8 
.03 * 
1.05 
20 I 
DEG 
0.1 
0.016 
0.15 
0.002 
0.002 
0.007 
- 
- 
- 
- 
0.007 
0.1 
0.004 
0.21 
- 
- 
0.003 
0.0001: - 
- 
.002 
- 
- 
- 
- 
- 
- 
0 .1  
0.0002 
0.10 
0.23 
4.8 
z - 
qSEC -
13.9 
2.2 
20.8 
0.2 
0.3 
1.0 
- 
- 
- - 
1.0 
13.9 
0.6 
28.8 
- 
- 
0.4 
0.02 
- 
- 
0.20 
- 
- 
- 
- 
- 
- 
13.9 
0.03 
i3.9 
32. G 
- 
- 
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Filic.1. 5 is an LC, 1-pole bandpass filter with a half-power bandwidth of :;.2 hSIi;. 
0 ~ ~ 1 .  the environmental temperature range the fractional detuning will be : 20,'! .:rm 
resulting in a 48 MHz phase shift of 23.5". However, this phase shift is d : v l .  e . :  I.., 
100 prior to injection into the data processing signal path. Thus the error :, ! :r1,xution 
is i 0.035" at 500 kHz. The equivalent e r r o r s  for the 100 kHz and 20 LIIz .' : i U  am 
*O. 007" and io. 0013" respectively. ACD 1 is common to the transmitted aajor ran45 
tone and reference signal paths; thus, slowly varying time delays are cancelled and 
do not contribute error to the ranging measurement. 
ACD 2 operates at 48 MHz and has time delay variation due to temperature of less than 
1 nanosecond. This results in a phase shift a t  480 kHz and in the data signal path of 
less than a. 18". This is the error for the 500 kHz MRT. However, the equivalent 
e r r o r  for the 100 kHz and 20 kHz hIRT is divided by 5 and 25 respectively. 
ACD 4 is within the Phase Data Multiplier PLL. Thus slowly varying drifts will be 
tracking out and not contribute to error in the ranging measurement. 
Rate aid signals are employed in the data path in such a manner that slowly varying 
phase shifts in the rate aid circuitry will be cancelled and thus not contribute e r r o r  
to the ranging measurement. 
The AGC and demdulator  circuits are designed for low group delay variation over the 
range of operating temperature, noise, and signal leveis. The variation is predicted 
at less than *l nanosecond. 
Major range tone PLL tracking e r r o r s  are caused by phase detector and A./D converter 
drifts. Due to noise handling requirements, these units have a large dynamic oper- 
ating range and drifts are predicted at *O. 1" for the combined effect using temperature 
control. 
For the phase data multiplier PLL, noise handling and dynamic range requirements 
are small. Thus phase detector drifts can be less than * O .  1" at the tracking frequency. 
The equivalent error at the MRT frequency is *O. 1" for the 500 kHz MRT, *O. 1/5 for 
the 20 kHz MRT, and *0.1/25 for the 20 kHz MRT. 
4.7 .2 .1 .2  
ics on the reference signals, elements in the reference signal processing circuitry do 
not contribute e r r o r  due to signal frequency djmamics. Elements in this category a r e  
ACD 1, ACD 2, Filter 1. and Filter 5. 
Signal Frequency Dynamics - Since there are no signal frequency dynam- 
Again, because of cancellation, the rate aid circuitry also does not contribute error. 
And again because of being within PLL's ACD 3, ACD 4 ,  and Filter 4 do not contribute 
e r ro r .  Because the demodulator operates at a constant 110 MHz,  it also does not con- 
tribute e r r o r  due to signal frequency dynamics. 
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The range tones passing through I.'ilters 2 A ,  ZB, and 2C have their full doppler since 
rate aid has not yet been injected. Phase shift through these filters (all of which have 
a 70 kHz half-power bandwidth) due to doppler i s :  
Filter No. Maximum Doppler Maximum Phase Shift (degrees) 
2A 
2B 
2c 
ko. os 
4 .016  
~0.003 
Similarly the range tones passing through Filter 6 have full doppler. 
to Doppler in this filter are: 
Phase shifts due 
Major w e  
Tone I'requency 
500 kHz 
100 kHz 
20 mz 
Maximum Phase Shift Idenrees) 
a. 05 
io. 01 
+o. 002 
The range tone passing through Filter 3 has been rate aided; thus only residual doppler 
is present. This residual is only 1./17,600 times the original doppler. Phase shift 
due to doppler is: 
Major Riiiige Maximum Maximum 
Tone Frequency Residua 1 Doppler (Hz ) Phase Shift (degrees) 
500 kHz  
100 kH2 
20 kHz 
-3 
2.84 x 10 
f 5.68 x 
f 1.14 x 10 -4 
io. 0031 
*O . 000 7 
io. 00013 
Because of its relatively wide tracking bandwidth (2 k H z )  and large dc gain, the Phase 
Data Multiplier PLL has small tracking error due to signal frequency d-wmics.  
When tracking, the e r r o r  is a maximum of *0.005" referred t o  the PLL input. This 
is the error for the case of the 500 kHz MRT. With 100 k H z  and 20 k H z  MRT frc- 
quencies, the equivalent phase error is divided by 5 and 25 respectively. 
The Major Range Tone PLL tracking e r r o r s  due to  velocity and constant acceleration 
rlr amics at strong signal are less than io. 1". 
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4 .7 .2 .2  
present on the output ,:gnaI which is digitized as a measure of phase delay. fr->ln h e  
quantizing e r r o r  itself, and from sampling pulse jitter. Phase jitter may I,? caused 
by self-kenerated noise, spurious signal presence,  power supply ripples 01' :iny other 
random fluctuations which resull in rapid variations i n  axis cmssirigs ul I':t digitized 
waveform. Table 4. 7.2-2 i s  a summary of random e r ros  which are inclii ldually dis- 
cussed below. 
R A N D O M  ERRORS - llandom errors result from phase jitter whir.l~ I . -  
ERROR 
SOURCE 
4.7.2.2.1 Reference Rangc 'I'one - Jitter appears on the transmi:tt.d major range 
tone due to jitter introduced by ACD 1 and by elements of the clockegi divider chain in 
the Range Tone Generator. Very  narrowband processing of the received tone by the 
major range tone (MRT), PLL,  however, reduces this jitter to  a negligible amount. 
MRT ---+ 500 I 
RMS ERROR- DEG 
Table 4.7.2-2. Random Range Er ro r  Summary 
RSS (Meters) 0 . 4 5  
~ ~~ 
Reference Range Tone 
Rate Aid 
MRT PLL Trackhg 
MRT PLL VCXO 
500 kHz ACD 
PDM Reference 
PDM VCO 
40 MHz ACD 
Quanti z i ng 
Sampling Pulse 
RSS 
~~ 
0.4 
0.15 
0.1 
0.18 
0.18 
0.2 
0.05 
0.015 
42 
RSEC 
2.2 
0.8 
0. G 
1.0 
1.0 
1.1 
- 
0.3 
0.1 
3.0 
10( 
DEG 
0.08 
0.15 
0.02 
0.036 
0.036 
0.04 
- 
0.01 
0.003 
k H Z  
NSEC 
2.2 
4.2 
0.6 
1.0 
1.0 
1.1 
0.3 
0.1 
0.19 I 5.1 
0.60 
2r 
DEG 
0.016 
0.15 
0.004 
0.007 
0.007 
0.008 
- 
0.002 
0. OOOf 
0.16 
3.2 
kHZ 
NSEC 
2.2 
21 
0.6 
1.0 
1.0 
1.1 
- 
0.3 
0.1 
21.2 
4.7.2.2.2 Rate Aid - Jitter o n  the rate aid signal injected intcj mixers M1 and M3 
a r e  reduced to a negligible amount  by the MRT PLL. Jitter on the 2.16 MHz rate aid 
signal injected into Mixer M2 however, i s  fully translated io the data signal. The 
jitter on the ra te  aid signal i s  (IUP to axis-crossing detection, digital division, and 
spurious signal presence all  dcvdoped in the Rate Aid Synthesizer. All of these 
effects will result in phase jitttv on the 500 kHz data signal in the amount of 0.4' rms. 
The equivalent phase error for the cases of 100 kHz and 20 kHz MRT frequencies are 
0.4/5" and 0.4/25n rms respectlvely. 
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-t. 7 . 2 . 2 . 3  
the Major Rangr. 'I'one PLL, is partially implemented using digital tetrhniyues.  l 'he  
phase error sibma1 is quantized using an  A / D  converter and then loop  compensation 
(filtering) performmi digitaiiy. 
control the P L L  VCXO. 
r u d o m  phase tracking errors will occur. 
p!lase tracking error wi l l  be less than 0.15" r m s  referred to the P L l ,  input .  
MR'i' P L L  'Yracku  - Because 01 the v e r y  narrow banclwidths r-.' ]red,  - -- 
The digital output i b  tiien converttvi t o  andlog torm to 
Because the e r r o r  signal is quantized into iinite increments, 
The quantizing size wi l l  be such  that t h e  
4. 7.2.2.4 
oscillator, but operates in an extremely narrowband PLL. Phase fluctuations which 
are not tracked out appear as phase jitter on the 500 kHz data signal. This phase 
jitter will be less than 0.1" r m s  at the 500 kHz PLL output. The equivalent e r r o r  for 
100 kHz and 20 kHz MRT is 0.1/5" and 0.1/25" respectively. 
MRT P L L  VCXO - The VCXO used in the M R T  D L L  is a v e r y  stable 
4.7.2.2.5 
Therefore, s l ~ u  y varyirig t ime errors are tracked G L ~ .  Rz?id t i r x  variations, how- 
ever ,  do appezr 3s phase jitter on the 5 N  kHz c!zh sipd. The -4CD !ice jitter wi!! 
be less t h a  1 namscv Til ib,  correspondirig tci 0.1s" rzis oc the 500 k:Iz d&a signa:. 
The equivnlent phsse crror fcr thc C ~ S C S  of IO!? 1;Yz and 20 IrHz hl3T is c).13,/5" 
0.18/25" rms respectively. 
500 kHz ACD - ACD 3 is in the f e d  fccward path of the MIIT PLL. 
1. The basic time jitter i s  smal: 
2. Referenced to the PDM input, the error i s  divided hy 2000 
3. The ACD is in the feed forward path of the PDhl PLL, and most of the jitter 
is removed by feedback, 
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4.7.2.2.9 
of increments per cycle of the 500 kHz output signal of the PDM is the square root of 
the variance of an e r r o r  function having a uniform distributioi, between zero and 
one-half increment. The r m s  equivalent time e r r o r  due to sampling phase of a 500 
kHz signal counted in 2000 increments i s  (1 nsec)/ m= 0.29 nanosecond Ivhich is 
equivalent to 0.05" r m s  at the PDM input. This corresponds to phase e r r o r s  of 0. Os",  
0.05/5" and 0.05/25O for  MRT frequencies of 500 k H z ,  100 k H z ,  and 20 1,Hz. 
Quantizing Er ro r  - The quantizing e r r o r  due to the use of a finite iiiiillber 
4.7.2.2.10 
ACD 1 and digital selection circuitry. The time jitter will be less t h m  2 nanoseconds 
rms .  This timP jitter translates to  phase e r r o r  at the 20 kHz translated data phase 
and is therefore equivalent to 0.0144' r m s .  The equivalent phase error for MRT 
frequencies of 500 k H z ,  100 kHz, and 20 kHz i s  0.0144", 0.0144/5', and 0.0144/25" 
respectively . 
Sampling Pulse - The 10 PPS sampling pulse has time jitter due to 
4.7.3 RINGE ACCURACY 
As stated above, range accuracy coasists of range instrumzntal accuracy plus the 
effect of receiver input thermal noise. The thermal noise e r r o r  contribution i s  given 
by : 
Where: 
8 
c = Velocity of propagation, 3 x 10 meters/sec 
f = Range tone frequency m 
B = Tracking loop noise bandwidth (one sided) 
n 
S/@ = S/N power density for received range tone 
Figure 4.7.3-1 depicts rang- accuracy for each major tone as a function of S/@ for 
each of the two possible final tracking bandwidths. 
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Figure 4 .7 .3 -1 .  Range Accurrcv for hlajor Tones 
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This errc.)r aiiaIysis for dupplt 
following definitions: 
nieasurement perfornunce is consistei~t n i t :  tu 
DOPPLEIZ IZEEOLUTION - The sniallest measureshle quantity t l u t  w i l l  
ministic change of doppler cycle count. 
1 1  . : i  .i ckter-  
DOPPLER INS'l'ltlThIENTAL, A C C U l U C Y  - Includes a11 Hanging Equilmicilt c r r o ~ s  cl;
cycle count measuremcnt made during a 0 .1  second interval. 
DOPPLER ACCURACY - Doppler instrumental accuracy plus the effcc t of receiver 
VCSO phase noise. 
The unit of measure used i n  expressing doppler measurement req,iiremCjnts 2nd per- 
formance i s  the cycle. 
4 . 8 . 1  DOPPLER RESOLUTION 
The doppler resoIuTim, 3s defined above, is set  by the w.iniber of incr(.nicnts per 
cyz3le used in :iccumylatirg a count of elapsed cycles 01 the dotipler (with Lias) signal. 
The increment size is independent of the bias frequency. 
Since the extracted doppler (plus bias) signal is mu1:iplied by 1000 (wit11 additional 
bias changes) before counting elapsed cyqle increments, the do!p!er resoidion is 
0.001 cjcle. 
4 . 8 . 2  DOPPLE: INSTRlJhlENTAl, ACCURACY 
Dopplei instrumeiital accuracy is dekrmined by Ranging Eqt1;p:nent randoln errors,  
since, b j  definition, :a systc1ii)atic error is s l o w l ~  var!.ing :d does not :ilq~rcci:ihly 
affect shor:-term (0 .  1 second) measurements. (The dopp',er data signal flow within 
the Ranging Equipment is illustrawd in Figure 4. 1-1, Xp,xndis A . )  Ranging Equip- 
ment random e r r o r  sources contributing to error-uf-c:cle count over a 0 .1  second 
interval are summa;-ized in Table 4. d. 2-1 and discl4ssed below. Errors cc.itributed 
hy sources outside the Ranging Equipment a r e  not included. For  example, phase 
noise present on the MFR VCO, the MFR Synthesizer reference, and the Exciter refer 
ence will contribute e r r o r ,  but are not included in the analysis since they arc not part 
of the Mnging Equipment. Doppler accuracy, (discussed in Paragraph 4 . 9 )  does 
Include error due to MFR VCO phase noise (due to additivc input thermal noise), how - 
c'ver. 
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'ratie .&. 8 2-1.  Random Doppler Instrumental E r r o r  Summary 
ERROR SOURCE 
DOPPLFR EXTRACTOR 
Combined Processing 
DOPPLER M I'LTI P LIE R 
Reference Frequencies 
PLL vco 
DOPPLER COUKTER 
Digital Circuitry 
Quantizing 
RSS Cycle Count Error 
RSS Ipterkal Count Error 
I_ __  _ _ _ _ -  ___ - 
- - - _ -  
--- .______I - 
3EGREES 
1.0 
1.0 
1.8 
0.7 
0.1 
2.40 
3.40 
-- 
CYCLE 1 
0. @0Zi 
0.0028 
0.0050 
0.0020 
0.0003 
0.0067 
- 
0.0094 
1.8.2. : DOPPLER EhTMCTOR PROCESSING. The Doppler Extractcr (Figure 
3.2.13-1) perforills frequency imltiplication, division, and mixing of various input 
signals io obkiin the bias-plus-doppler-data signal. This signal processing can intro- 
duce phase noise, priimrily due to imperfect suppression of undesired products 
(spurious signals). The Dc;Jer Extractor has been designed to minimize these 
",,U..UUA U..\l .--uc" .I.& -. ,'r'CYY;u.. P."".b...". L. -..... "I..&- b.&U& ;f 1.Y r z z  h2t 
been allowed for the  Doppler Extractor. This is thL error present at i ts  output and 
corresponds to 2.8 cotlnts rms  Crror at the Doppler Counter output. 
--..-:- - ~ . J ..-A..-.- b L -  .. . .. ._  - .  L*-.--- A ---L:--> -----. ~ 
4 . 8 . 2 . 2  DOI'PLER hlULTIPLIER PROCESSING. The Doppler Multiplier (Figure 
3.2.14-1) performs mixing and P L L  frequency multiplication of the bias plus doppler 
data signal. 
REFESENCE FREQUENCIES - hiising (frequency translation) is performed using 
reference frequencies from the Fixed Frequency Syiithedizer. A s  i n  the Doppler 
Extractor, these reference frequencies can introduce phase j i t ter  into the doppler 
data due to spurious signal presence. A combined e r r o r  of 1.0" rills, referred to the 
4-63 
Doppler Vultiplier input, ha6 been allowed. This corresponds to 2.8 counts rms 
the Dopp!rtr Counter output. 
PI,L VCO - VCO phase jitter due to self-noise is 8 principal error source. This  noise 
is reduced due to feedback, and will have a residual e r r o r  (after feedback rcduction) 
of less than 1.25 cycies rnis at the Doppler Multiplier output. This correqmnds to 
1.25/250 = 5/’1000 cycles i l .  a) error at the Doppler Multiplier input. 
-1. s. 2.3 DOPPLER COUNTER 
DIGITAL CIRCUITRY - The Doppler Counter accumulates a count which equals 250 
times the number of whole cycles of input-bias-plus-doppler. In addlrion, the counter 
determines the number of l/.l-cycle increments at  each sample time. This combines 
to give sn increment the  size of 1/1000 cycle of the input-bias-plus-doppler frequency. 
Ideally, the counter would contribute no e r r o r  other than the quantizing e r r o r  discussed 
below. To allow margin due to the high counticg speeds, however, an e r r o r  of 2 
counts (2,’lOOO cycle) rqs is arbitrari ly assigned. 
QUANTIZING - Data is sampled regularly at a 10 pps rate. The quantizing error due 
to the 1/1000 cycle increment size is: 
o = (&) (-j&) = 0.0003 cycle rms  
9 
4 . 8 . 2 . 4  SLThlhZARY - The random errors discussed above are assumed to be uncor- 
related over a 0.1 second or longer interval. The resultant cycle count e r r o r  at  any 
sample time is obtained as the RSS of the random errors and is gi en in Table 4. d. 2-1. 
The e r r o r  in cycle measurement over any sampling interval of 0 .1  second or greater 
is the RSS of the errors for  each sample or: 
RSS Interval Count E r r o r  = f l  cycle count error 
This value is also given in Table 4.8.3-1. 
As a matter oi interest, t he  r m s  frequency and range rate measurement e r r o r s  are 
q =ag f l  
f A t  
C - - 
OR 2f uf 
C 
4 -64 
wt-,;ei-e, 
uf 
u = U I S  phase measuremcwt error (cycle count error) 
9 
A t  = Time interval of measurement 
c = RMS range rate measureinent error 
C = Velocity of propagation 
f - Car r i e r  frequency 
= RMS frequency measurement error 
R 
C 
If fc = 2250 MH , A t  = 0.1 seconds and 48 = O.OiJ67 cycle, then 
CT = 0.094 Hz f 
and, 
= 0.0063 meterisec. 
4.3.3 DOPPLER ACCURACY 
Doppler accuracy consists of the Ranging Equipment Doppler instrumental accuracy 
plus the effects of receiver (MFR) VCO phase noise. The effects of VCO phase noise 
on cycle count, interval count, frequency, and range rate are: 
vc 0 - C 
3 . I n f  At (Ui)  - - (Uf) c vco C vco 
4 -65 
where, 
(09 1 = HMS cycle  count error (cycles) 
vco 
(u(j ) = VCO rms phase noise (mdians) 
vc 0 
7 HMS interval count error (cycles) 
vco (k) 
(U+ 
= RMS frequency error (Hz) 
vco 
A t  = Sampling inWmal (seconds) 
(trfi) = RhlS range rate error (meterdsec )  
vc 0 
= Carrier frequency (H?) ‘C 
C = i’elocity of propagation 
If 
(06 1 - 1 radian 
vc 0 
At = 0 . 1  second 
9 
C -= 3 X 10 n.eters/sec 
then, 
(09) -- 0.159 CYC 
vco 
= 0.225 cyc 
vc 0 (QrC) 
4 -6G 
= 2.25 Hz 
vco 
‘“3 = 0.15 meters/sec 
vco 
A graph of range rate accuracy, which includes the Ranging Equipment instrumental 
errors, plus the effects of MFR VCO phase noise, is given in Figure 4.8.3-1. The 
graph is for a sampling interval of 0.1 seconds. 
Figure 4.8.3-1. Range Rate Accuracy 
5. DESIGN VERIFICATION TESTS 
Design verification tests were accom?iirhed on three units; S / N  1 (Engineering Mod- 
el), S / N  2 (first production unit), and S/N 13 (random selected pmduction unit). 
These design verification tests were performed in the Bypass Simulate mode in ac- 
cordance with the test procedure of Appendix B. The results are presented in Appen- 
dix C. 
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STDN RANGING EQUIPMENT 
DESIGN VERIFICATION 
TEST PROCEDURE 
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. -  
I 
i 
I I I m 
1.0 INTRODUCTION k 
f 
r; 1.1 PURPOSE OF TESTS 
F 
These tests are to demonstrate compliance of the equipment with the requirements of Goddard 
Space FI-ght Center specification S-813-P-19 as  mdified by Contract NAS5-20456, Amend- 
ment No. 1. 
1.2 SIMULATED INTERFACE 
S i m u l a d  interfaces are used for all signals furnished by, or distributed to, portions of the 
system not available at the place of test. 
All signal interfaces will be provided by the built-in simulator of the system. 
Logic level interfaces are provided by a special STDK Ranging Equipment test set General 
Dynamics par. number 2106960. For this reason, unless otherwise specified, the system wi l l  
be in the STATIC, BYPASS SIMULATE mode under LOCAL control for the duration of the test. 
Where it is necessary to re *ord a large number of data points, the Range and Doppler data 
will  be recorded on a Sangamo Model 3500 recorde: and the recorded data will be analyzed by 
computer at a later time. The test set  converts tht .:ra'lel data to a serial stream suitable 
for recording. 
1.3 RECORDING OF TEST RESULTS 
AI1 tests results wil l  be recorded on a separate data sheet, with the exception of the TDF 
data which is recorded on tape. The reduced tape data will be recorded on the data sheet. 
A copy of the computer printout, from which the data is reduced, - d 1  be provided for 
NASA and Quality Assurance. 
1.4 TEST EQUIPMEST 
The following is a list of equipment needed to complete the tests. Equivalent items may be I :  substituted: 
- 
SIZE CODE IDENT N O .  D R A W I N Q  NO. 
A 12434 2 1 ocjv I5 
1 
8CAL t 1 
: 3iz 
a 
I- 
f- 
ITEM 
1 
2 
3 
4 
5 
6 
7 
8 
9 
10 
11 
i2 
13 
14 
15 
16 
17 
18 
19 
20 
21 
22 
- BTY 
1 
1 
1 
1 
1 
1 
1 
1 
3 
1 
A/R 
1 
1 
1 
1 
1 
1 
1 
1 
1 
1 
1 
DESCRLPTIOX 
Tape Recorder, Sangamo Model 3500 
IRIC B Time Code Generator 
Oscilloscope Teh3ronix 475 Oscilloscoee 
Computing Counter HP5360A 
Time Interzal Unit, HP5379A 
R F  Voltmeter, W413A 
Sptctrum Analyzer, HP8551A/851A 
Test Set, General Dynamics:’Electronics P / N  2106960 
Attenuator, Kay Model 30-0 
Noise Generator, GD/Electronics P/N 2106988 
Tape for Recorder, Scotch 871-1-3600 IRH 
Frequency Synthesizer, HP5105A 
Synthesizer Driver, HP5105B 
Signal Generator, HP606A 
Power Supply +5V, 7 Amps 
Power Supply t S V ,  3 Amps 
Power Supply -7.4V, 250 mA 
Ammeter, \Veston 901 
Wave Analyzer, HP310A 
HP331A Distortion Analyzer 
Signal Combiner, GD/Electronics P/N 2106987 
Power Meter, HP431C 
2.0 MECHANICAL REQUIREMENTS 
2.1 CHASSIS SLIDES 
Visually inspect a11 chassis and insure that they are equipped with quick-disconnect tjpe chassis 
slides 
2.2 CABLE RETRACTORS 
Visually inspect a11 chassis ori slides and insure they are  equipped wi th  cable retractors. 
2.3 GE h” RAL ADHERENCE TO SPEC1 FICATION 
NOTE: The fixed frequency synthesizer is not equipped with chassis slides. 
A 
L 
I 
i 
2.3.1 SWITCHES 
Verify that all critical switches are guarded to prevent the accidental charging of state while 
not introducing an unusual burlen in the normal operation of the switch. A critical switch is 
one which, if accidentally thrown, would require an extensive calibration of the system o r  
interfere with the operation of the system. 
2.3.2 MARKING 
Verify that all front and rear chassis marking will be suitable to insure durability in the field. 
3.0 FUNCTICNAL REQUIREMENTS 
3.1 AC POWER INPUT 
Verify that the equipment operates off a two (2) wire, 60 Hertz, 115 Volt AC line. 
3.1.1 ELAPSED TIME INDICATOR 
Verify the presence of an elapsed time hdicator on the power control panel and that the meter 
increments in tenths of hours. 
3.1.2 POWER ON INDICATOR 
Verify the presence of an AC power on indicator on the power control panel. Also verify that 
the indicator illuminates when the master circuit breaker is on and extinguishes when the 
master cir;uit breaker is off. 
3.2 POWER SUPPLIES 
The f r i l l  ~CA:..JJ r ~ ~ t ~  demonstrate that the power supply meets the requirement of the specifica- 
tion. FDY tile tnajority of the cases, vendor data will be used to verify the power supply 
pe rfor I 1 xic t* . 
3 .2 .1  CURRENT DRAIN 
In this test, he actual current on the supply is measured wi th  an ammeter L;nd 
is compared with the rated current of the supply as shown in the vendor data. The neasured 
R E V  7 S I Z E  CODE I D E N 1  NO DRAWING NO. 
A 12436 2106015 
B 
SCALE I 
i 
S I Z E  C O O L  IOENT NO.  R E V  
A 12436 
value will be less  than the 0.8 rated output value. 
O R A W I N G  NO. 
21 06015 
supply Rated Output 
+15V 6 Amps 
-15V 5 Amps 
+5v * 45 Amps 
-5.2V 15 Amps 
+24V Relay 81 Lamps 10 Amps 
+24V Signal 3 Amps 
0.8 Rated Output 
4.8 Amps 
4.0 Amps 
36 Amps 
12 Amps 
8 Amps 
2.4 Amps 
3.2.2 VOLTAGE INPUT 
Demonstrates power supplies operate with an input voltage varying between 105V AC to 
125V AC. See vendor data. 
3 .2 .3  CURRENT LIMITNG & SHORT CIRCUIT PROTECTED 
Demonstrates power suppli$s provide current limiting and short circuit protection. See vendor 
data. 
3.2.4 ADJUSTABILITY 
By visual inspection, verify that adjustment controls for the power supplies are screwdriver 
type adjustments. 
3 .2 .5  REGULA TION 
Demonstrates that with worse case line and load regulation will be less than 0.1 percent of full 
load. See vendor data. 
* On two lines. Measureeach line separately and sum for measured output. 
t 5 312 
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I 
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D R A W I N G  NO. 
210601 5 
3.2. G FUSING 
C 
By visual inspection. verify that each output is fused separately. 
L 
SCALE SHEET 5 I 
3.3  RANGE TONE GENERATOR 
The following tests demdnstrate that the Range Tone Generator meets the requirements of the 
specification. Simulated inputs for the Station Frequency Standard and Station Timing Signals 
are used. 
3.3.1 STATIO?' FREQUENCY STANDARD 
The frequency standL;d for the test is simulated by a H P  Model 5105A frequency synthesizer. 
Verify that the signal J 9 (@stem) has the following characteristics: 
Frequency: 5.0 MHz as  set on front panel of the synthesizer. 
Output into 2V peak-to-peak minimum. 
50 ohms: 
3.3.2 STATION TIMING SIGNAL 
A 10 PPS station timing signal is generated from the 1 MHz fixed frequency output of the H. P. 
synthesizer. Using an oscilloscope, verify the signal is as shown in Figure 1. The Station 
Timing Signal is available on J10 of the system. 
FIGURE 1 .  
In addition, using the HP5360A computing counter, verify that the pulse rise time is 10 nano- 
seconds o r  less. See Figure 2. 
0 f 0.sv 
-6 f 0.5 
10 nanosecond 
maximum 
FIGURE 2. 
NOTE: This signal is frequency coherent with the 5 MHz station frequency standard. 
3.3.2.1 SYNCHRONIZATION OF REFERENCE PULSE TO TIMING SIGNAL 
This test demonstrates that the internal 10 Hz reference is stable to the simulated 
station timing signal to within f 25 nS. See Figure 3. The reference pulse is moni'.ored at 
Block 48, IC' Ul1 Pin 4. Record both the stability and average value of the delay. 
I 
i I@- 
1 7 
MI- 25 NS 
-4 le 
,tdl + 25 NS 
I I 
I 
I 
I 
I 
I 
Reference Pulse 
(Range Read) 
Station Timing Input 
(J10 - System) 
ReEerence Pulse 
(Range Read) 
to FIGURE 3. 
- - . 
REV SIZE COOL IOENT NO. DRAWING NO.  
C I A I 12436 I 2106015 
3.3 .2 .2  LOSS OF SYNCHRONIZATION 
This test demonstrates that i f  the reference pulse and station timing pulse are not synchronized, 
the SYNC LOSS indicator will illuminate. Loss of synchronization is demonsti3ted by shifting 
the Simulated Station timing signal. 
To perform the test, the station timing signal is inserted into the t input of tne computing 
counter, and the reference pulse is inserted into the t input of the counter. Vary the 5 MHz 
output of the frequency synthesizer by a small amount? and the time interval display wffl 
vary. When the time diffeience exceeds the tolerance, the Syh'C LOSS light will illuminate. 
See Figure 4. The time stability should not exceed f 25 NS. 
1 
& I  
I 
I 
Reference Pulse 
(Range Read) 
td 
I+ 5*25NS 4 Window 
FIGURE 4. 
Set the frequency synthesizer output to exactly 5 MHz. Press  the SYNC I D S S  button and observe 
that the SYNC LOSS light remains out, verifying that the system is re-synchronized. 
Disconnect the synthesizer output from J9. For all remaining tests, both the system and system 
test set will operate from the 5 MHz laboratory standard which is derived from an H.P. 107 AR 
quartz oscillator. 
3.3 .3  RANGE TONE OUTPUT 
These tests demonstrate that the range tone outputs meet the requirements of the specification. 
I- 
- 
i 
i 
3.3.3.1 AMPLITUDE 
" i
Press the Modulation ON/OFF switch to "ON" and turn on the 20 kHz :ot;e and the 100 kHz tone. 
Observe the output from the interface panel 517 on the oscillosco, e termirated with 50Q . V z ,  
the Modulation Level control pot and check for level control from 4 Vpp to = O  Vpp. System is 
in the NORMAL of operation for this test and the following two tests. 
i7 5 312 
3.3.3.2 HARMONIC CONTENT 
With only the 20 kHz tone on, adjust the Modulation control pot for 1 Vpp. Switch the output froin 
the oscilloscope to a HP331A distortion analyzer. Distortion w i l l  be less than 1%. Repeat for 
the 100 kHz and 500 MIz major tones. Repeat all readings with the ModulaLm Contrrl pot set 
at 2 vpp. 
3.3.3.3 RESPONSE TO START COMMAND 
This test demonstrates that ithe Range Tone Generator outputs signals upon receipt of a 
START command. 
A. 
B. 
C. 
Select 500 kHz as a major tone; all minor tones are off. 
Set STAFtT/RESET control to RESET. 
Monitor the Range lone Output (517) with a scope and observe 
that no signal is present. 
Depress START/REXT control and observe on the scope that 
a 500 kHz signal is now present. 
D, 
3.3.3.4 AUTOMATIC SEQUENTIAL OPERATION OF MINOR TONES 
This test demonstrates that oncc the major tcne is selected, the minor tone, including ARC, 
will  start at thr rlext lowest frequency and automaticdiy sequent: down until the ARC is 
locked. Thc test w i l l  demonstrate starting from each of the three (3) major toms. Ncte 
ARC USElBYPASS control is i n  the "USE1' position and the system is in the SIM mode of 
operation. 
L 
i 
R E V  
A 
TABLE I. 
~ I A J O R  TOXE SELTCTED MWaR TOKE SEQUENCER 
C'ZL CODE IDLNT NO.  D R A W I N G  YO. 
2106015 A 12436 
500 kHz 
100 kHz 
20 bHz 
I b SCALE I SHEET 
100 kHz -ARC 
20 kHz -ARC 
4 kHz -ARC 
Front panel lights kre monitored to verify the operational sequence. Verify that the major 
tone selected remains on during the sequencing of the minor toiles. Sequencmg is complete 
when the RAKGE ACQ COMP indizator illuminates. 
3.3.3.5 MANC'AI OPERATION OF MINOR IO*yES 
This demonstrates t ke  operation of the AUTD/MAN switch and verides that in the MAN posi- 
tion, the minor tones do not automatically sequentially advance once the start button is 
depressed. Front panel lights are monitored to ierify system performance. 
A. 
B. 
C. 
D. 
E. 
Place the STARTmEPET control to the RESET position. 
Place the AUTO/MAN control to the MAN position. 
Select 560 kHz as the only L' ?P on. 
Place the START,'RESET control to the SlART position. 
Verify tha. the LOCK indication on the 500 kHz control illuminates and that 
no other tone illuminates. 
3.3.3.6 ELl?bIL%ATIOK OF ARC IN MINOR TOSF AIJTOMA'TIC SEQUENTIAL OPERATION 
This test demonstrates the ability of the system to delete the ARC as a minor tone during 
an otherwise normal automatic sequential system operation. 
A. 
B. 
C. 
D. 
E. 
Place the START,"RESET control to the RESET position. 
Place the AUTO/MAN control to the ALTO position. 
Place the ARC USE/BYPASS control to :he BYPASS position. 
Select 20 kHz as the major range tone. 
Piace the START/RESET control to the START positi 
* 
F. Observe that the 20 kHz LOCK indicator illuminates and that the 
4 M z ,  800 Hz, 10 Hz LOCK indicator sequentially illuminate. Sequenci:ig 
is completed when the RANGE ACQ COMP indicator illuminates. 
1 
3.3.3.7 MANUAL OPERATION OF MINOR TONES 1 
With the AUTO/MAN Switch in the MAN position, verify that each of the minor tones can be 
selected and that after all of the minor tones have been acquired that the RANGE ACQ COMP 
indicator wi l l  illuminate when pressed. 
3.4 RANGE DEMODULATOR 
3.4.1 AKALYZER CALIBRATION 
Perform a signal substitution procedure utilizing an HP-608 signal generator to calibrate a 
spectrum analyzer at a frequency of 110 MHz and a level of -53 B i n .  
3.4.2 INDEX SETTING AT 1.5 RADIANS: MODULATION INDEV: 
Disconnect the coax cable from the 30 dB attenuator, AT I ,  within the H. F. Proxssor. 
Connect the cable to the spectrum analyzer. Operate in the Simulate/Bypass inode and modulate 
with a 500 kHz tone. Adjust R58 on A9 for each first order sideband at 0.75 dB above the 110 
MHz carrier. Adjust R58 on A9 in the H. F. Processor for a 110 ,MHz carrier level at -53 dBm. 
NQTE: The fr0r.i panel control may also be used to adjust the modulation index. 
3.4.3 ALC CHECK AT 1.5 RADIANS 
Reconnect the coax cable to attenuator, AT 1. Allow the tone tracking loop to lock (in the L.F. 
Processor). Measure and record the AC voltage at J5 of the L.F. Processor with a wave 
analyzer. Set the wave analyzer bandwidth to 1000 Hz. 
3.4.4 INDEX SETTING A'* 0 . 2  RADIANS MODULATION INDEX 
Repeat 3.4.2 only adjust for each first order sideband to be 20 dB below the 110 MIIz carrier 
and then adjust the 110 MHz carr ier  for a level of -53 dBm. 
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3.4.5 ALC CHECK AT 0.2 RADIANS 
Rt,cannect the COZY cable to attenuator, A’i‘ 1 . =\llow the tone tracking loop to lock. Measure 
and ixcord the AC voltage at 53 in the L. F. Processor with the wave analyzer. Set the w a r  
analyzer Ixmdwidth to 1000 Hz. 
3 . 5  RANGE DAT.4 
This series of tests demonstrate that the Range Extractor meets all the requirements of the 
specificLition. The system is in the BYPASS SIMULATE mode for the duration of the test. 
3.5.1 TEST MODULATOR CALIBRATION 
Calibrate the Test hludulator a s  in paragraph 3.4, only adjust the front panel Modulation 
Level Control pot for each first order sidebane 16.4 dB below the 110 MHz carrier (.3 radian 
modulation index). Adjust the 110 MHz carr ier  to a level of -53 a m .  Turn on a secmd tone 
100 kHz and adjust R58 
carrier back to -53 dBm. Reconnect the coas cable to attenuator AT 1 within the H. F. 
Processor. 
of A 9 within the H. F. Processor to bring the llG M H z  
3.5.2 RANGE SIMULATION CAPABILITY 
3.5.2.1 
Set the Static Range Select to 0 nS. Start the system to obtain range data while operating in 
the BYPASS SIMULATE Mode utilizing a SUO KHz .iiajor range tone. In small increinentc, adlust 
the Range Calibration to obtain 0 nS range display. Observe that the smallest increment on the 
display is 1 nS. 
NOTE: The INSERT DATA CONTROL must be depressed to enter data inio the system. 
3 .5 .2 .2  ADJUST RANGE SELECT FOR 3,333,330 nS 
Set the Static Range Select to 3,333,330 and press IXSEHT DATA. Restart the system and 
after acquisition, observe a Range display of approximately 3,333,830 nS. 
I 1 . f -  i - ,  i .-- I I I - .._ .- 
ADJUST RANGE SELECT FOR 1,698,333 nS .\ - 3 .  1 . 2 . 3  
a t V  1 * ZE COOL: I O t N T  NO. 
Set ;he Static Range Select to 1,698,333 and press INSERT DATA. Restart the system and 
.airer acquisition, observe a range display of approximately 1,698,333 nS. 
D R A W I N Q  NO. 
3 . 3 . 3  STRONG SIGNAL DATA 
D I A 
3.5.3. * 500 kHz RESOLUTION 
12436 2 1 O f , O l  r, 
Connect the tape recorder equipment to the Data Out Jack, 526, on the test set. Start the 
system to obtain range data utilizing a 500 kHz major range tme while operxting in the BYPPSS 
SnlULATE mode. Select an initial range of 1,698,332 nS and record data tor 30 seconds. After 
the data has been analyzed by computer, calculate and record the Rss system e r ro r  using the - 
following equation: 
2 error = (Ideal Value - Average Value) + (Std. Dev.) E 
3.5.3.2 100 kHz RESOLUTION 
Repeat 3.5 .3 .1  only use a 100 kHz I mge tone. Change t t x o  set calibratian as necesssq. 
3.5.3.3 20 kHz RESOLUTION 
Repeat 3.5.3.1 only use a 20 kHz major range tone. Change zero set calibration as necessary. 
3.5.4 NOISE DATA 
3.5.4.1 CALIBRATIOK OF THE NOISE GENERATOR 
Set up the test modulator for an index of 0.2 radians. On the 2! ’ C Y 2 0  board in the L. F. 
Processor, remove relay K1 and place a jumper bemcen pins 
in Fikwrt. 5 .  \Yith maximum attenuation on the noise and using a - 
at 500 lilf7, read the voltage on the analyzer mid record the value. Acij:st R E  of A i  within 
the L. F. Processor for a reriding of 0.56 m i .  !%xe the system in thc SORhI SI11 mode of 
ope ration. 
‘4 .  Set up tcst as shown 
Ilz BN‘ on the wave ana lpcr  
3 . 5 . 4 . 1 . 1  
the attenuator for a voltL:e reading of 97 mV (+SO dB - Ilz) mid record thc attc.nu:itor setting. 
Cliange the wave analyzer bandwidth to 3000 €iz and tune to 350 kl fz  then adjust 
I I W A L E  8 M L t T  1: 
.A 
3 1 2  
1 I -‘L -- I I I I I - .__. .- t  
x i  I 
R E V  
C 
S I Z E  CODE IDENT N O  O R A W I N G  NO. 
A 12436 21uW15 
I 13 SCALE SHEET 
5 312 
L - -- - -- r( I I 
7 
1 
r i 
+* 
4 
I 
I 
I 
R E V  S I Z E  CODE IDENT N O  
B A 12436 
i 
DRAWING NO. 
"1060;3 
3.5.4.1.2 
Hz), 0.55 mV (+35 dB - Hz), 0.97 mV (+30 dB - Hz) ,  1.73 mV (+25 dB - H z ) ,  3.08 rnV 
(+20 dB - Hz) ,  5.47 mV (+15 dB - Hz) ,  7 . i2  mV (+12 dB - Hz) and 9.73 mV (710 dB - Hz). 
Record all attenuator settings. Readjust R 72 of A7 within the Low Frequency Processor 
for the initial reading in paragraph 3.5.4.1. 
3.5.4.2 500 k H z  RESOLUTION 
Repeat 3.5.4.1.1 for readings of 0.17 mV (-45 dB - Hz) ,  0.31 mV (+40 dB - 
3.5.4.2.1 +SO dB - HZ 
Adjust the attenuator corresponding to +50 db - H z  and reconnect the c AX cable to the H. F. 
Processor. Insure that the tone loop locks and the range readout is approximately 1,698,333 nS. 
Record 30 seconds of range data. 
3.5.4.2.2 +45 dB - HZ 
Adjust the attenuator correiponding to -45 dB - H z  and record 30 seconds of range data. 
3.5.4.2.3 +40 dB - HZ 
Adjust the attenuator corresponding to &40 dB - Hz and record 31, seconds of range data. 
3.5.4.2.4 +35 dB - HZ 
Adjust the attenuator corresponding to +35 dB- Hz and record 30 seconds of range data. 
3.5.4.2.5 +30 dB - HZ 
Adjust the attenuator corresponding to +30 dB - Hz and record 30 seconds of range data. 
3.5.4.2. G +25 dB - HZ 
Adjust the attenuator coriesponding to +25 dB - Hz and record 30 seconds of range data. 
.4djust thc attc-l”lr\tor corresponding to 720 dB - Hz .md record ::O seconds of range data. 
3.5.4.2.5 +15 dB - HZ 
Adjust the i4t:enuator corresponding to +15 dB - Hz and rt.cord 3C seconds oi range data. 
3.5.4.2.9 +10 dB - HZ 
Adjust the attenuator corri-sponding to +10 dB - Hz and record 30 .seconds of range dau. 
Mter the preceding range data has been analyzed by computer, calculate and record the e r ror  on 
the data sheet. 
3.5.4.3 100 kHz RESOLUTION 
Repeat paragraph 3.5. .2. 
3.5.4.4 20 kHz RESOLUTION 
Repeat paragraph 3.5.4.2. 
3.5.5 ACQLlSITION TIME 
Zzing a time interval counter measure the acquisition time €or a medium and a strong signal; 
the time for a wzak signal is sufficiently long that a stopwatch must be used. The T1 input to 
the counter is the system start command at block 10 IC 8 pin 1 of the Digital Processor. The T2 
input to the counter is the range acquisition complete signal at  block 1 G IC 4 pin 1 1  of the Digital 
Processor. Both signals are positive edge activated. 
NOTE: The ARC USE/BYPASS switch will  be in the USE position for ail of the tests. 
3.5 .3 .1  ME DIUM SIGKAL 
Set the STATIC RASGE SELECT to 900,000. Adjust the attenuator corresponding to -40 dF3 - Hz. 
Operate in the BYPASS SIMULATE mode utilizing a 500 kHz major range tow. Record the time 
as read on the counter. 
3.5 .5 .2  \I’EAK SIGNAL 
Set the STATIC RANGE SELECT to 2,900,000. Adjust the attenuator corresponding to +12 dE3 - Hz 
and check to see that the svstem acquires, by nionitoring the RAIVCE ACQ COMP indicator. There 
is no  limit on the acquisition time for a weak signal. The acquisition process will take approsi- 
mately 14 minutes. 
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3.3 .5 .3  STRONG SIGNAL 
Reconnect thc coax cable to atteauator AT1 within the H.F. Processor. Set the STATIC R A S E  
SELECT to 90,000. Change the inoddation indes to 0.5. Start the system and record the rime 
it takes the system to acquire. 
3.5.6 DYNAMIC rmoR 
Select the dynamic range simulate mode with -225 IiHz of doppler and record 30 seconds of data. 
The RAS thumbwheel should be set to 22500 for this test. Return the system to the STATIC range 
mode after this test. Calculate the error using the same equation used to determine the range 
error.  The ideal value is 10,000 NS. 
3.5.7 OUTPUTTING OF DATA 
The signal that signifies that both the range and doppler information are ready for ouQMting 
to the TDF is called WATA AVAILABLE". Monitor the "DATA AVAILABLE" signal from 
527 oh the teat '. and synchronizing off the station timing signal, J10 (system), verify the 
waveform is as ahown in FigJre 6. 
Station Timing Pulse 
25 s e c  
4 M a x .  & 
RritaReady 
FIGURE 6 .  
3.5.Y AAIBIGUITY INTERVAL 
Using the M C  Generator, the code is 1023 bits clocked at 3 160 Hz rate, giving a repetition 
rate of 63.39375 seconds. A code length of 6.39375 seconds provides an arnbi&Wy resolving 
capability of 958,000 kM which far exceeds the 500,000 liM specification limit. 
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3.6 DOPPLER EXTRACTOR 
Th's series of tests demonstrates that the system meets all the requirements of obtaining 
doppler data. The system will be in the BYPASS SIMC'WTE mode for the duration of the tests. 
1nst:maneous range accuracy will he shcwn using the front panel readout of the system. Data 
at the TDF output will be placed on tape and analyzed later for accuracy requirements. 
3.6.1 DOPPLER ACCURACY & RESOLUTIOK 
Set in frequencies of 0, i 115.775 kHz and i 218.775 kHz. Record the output at each frequency fox 
approximately 30 seconds. The front panel readout will bc used to give the preliminary infor- 
mation that the sy$tem is functioning properly, the tape 
of the requirement. have been met. 
be used to calculatf Doppler error. 
3.6.2 
ill be analyzed later to insure all 
The same equatio; used to calculate range error will 
CONTINUOUS COUNT CAPABILITY OF DOPPLER COUKTER 
The maximum frequency into the Doppler counter is 117.5 MHz. If the counter were allowed 
to count for 10 minutes, the count would be: 
G 7 
117.5 x 10 pulses X 60 seconds X 10 minutes = 7050 X 10 pulses 
sec min. 
39 7 The TDF interface has 40 bits of binary information where '2 =51,975 x 10 . Therelore, the 
counter could count for a maximum of 73 minutes which far esceeds the 10 minute minimum 
specification. 
3.6.3 TLqE TAGGING OF DATA 
This test demonstrates that the doppler read pulse is stable to within f 25 nS of the 
station timing signal. See Figure 7. 
time interval betwem the two signals. 
and the average value of the delay. SOTE: The DOPPLER SELECT switch must be set 
The H P  Computing Counter is used to determine the 
Measure and reccrd both the stability of the signal 
to -230 kHz. 
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FIGURE 7. 
Doppler Read 
Station Timing 
DopplerRead 4 &+25& 
The Doppler Read pulse is 10 Hz squarewave located at Biock 23 IC U5 pin 5. 
3.6.4 DIFF'ERENTWL DELAY BETWEEN RANGE & DOPPLER READ SIGNALS 
To obtain the differential delay between the Range and Doppler read signals perform the following 
calculation: 
td2-td1 = td 
Where td is the value recorded in step 3.3.2.1, and td is the value recorded in step 3.6.3. 
1 2 
Record the value for td on the data sheet. 
3.6.5 DOPPLER RESET 
This test demonstrates that depressing the DOPPLER RESET control sets the doppler counter to 
zero. Since the doppler is continuously counting and the reset is asynchronous, to observe the 
output at an exactly zero reading would be a matter of chance. Therefore, a sample of data will  
be taken after the system has been operating and then the reset contrul will  be activated and the 
new cowt will be lower than the first count. A third reading wi l l  be taken which is higher than 
the second count to demonstrate that the counter is indeed advancing. The system wi l l  be ir the 
SIM BYPASS mode and under MANUAL control for this test. 
A. Set the DOPPLER SELECT frequency for 100 kHz. 
€3. Press the INSERT DATA control. 
, 
E 
C. P res s  the DOP RESET control and allow the system to run for 
approximately two minutes. 
D. Place the DOPPLER DSPL A/'B switch on the test set to the DISPLAY A 
posit ion. 
E .  Depress the DOPPLER &EAD control on the test set and record the 
doppler readout on the test set a s  N1. ** 
F. Depress the DOPPLER RESET control on the Digital Processor front 
panel, then quickly depress the DOPPLER PEAD control on the test 
set. 
G. Recoi d the doppler readout on the test set as N2. ** 
H. Place the DOPPLER DSPL Ah3 switch on the test set tc the DISPLAY B 
pcsition. 
I. Record the doppler readout on the test set as N3. 
Verify from the data sheet that N1 is much larger than N2 and that N3 is larger thsn N2. 
The N2 sample is the closest sample to the reset command and the N 3  sample is the readout 
immediately proceeding the N2 sample. 
3.7 EQUIPMENT INTERFACES 
This section of the procedure verifies that the system fulfills all of the interface requirements 
specified in the specification. The system will be in the NORMAL mode for the duration of 
the test. 
3 . 7 . 1  EXCITER INTERFACE 
The following tests demonstrate that the system fulfills all of the exciter intcriace rcyuire- 
ments. The modulation input interface has previously been tested in Section 3 . 3 ,  
3 . 7 . 1 . 1  EXCITER READY STATUS 
Place the KSCITER RDY switch on the test set to the "OK" position. Obseivc. that the  "RF 
READY" indicator on the Digital Processor is illuminated. Place the switch to the "OFF" 
position and observe that the light is ehtinguished. 
** Data must be complemental. 
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3.7.1.2 CXCITER REFERENCE OUTPUT 
Place the system in the BYPASS SIMULATE mode. Measure and record the voltage at 
A2 A15P3-2 (2106210 board of the High Frequency Processor). 
- 
NOTE: I3ave the signal generator connected to J l l  unti! step 3.7.2 is completed. 
1 
I 
I 
3.7.2 MFR INTERFACE 
3.7.2.1 VCXO IXDICATOR, A X ,  PHASE LOCK INTERFACE 
The following test verifies the VCXO, AGC and Phase Lock outputs of the MFR. Verify that 
the results of the test are as shown in Table II. 
t 
TABLE II 
SYSTEM TEST SET SWITCHES MFR VCXO 
AGC 1 1 AGC 2 MFR LOCK 1 ~ M F R  LOCK 2 Man/Auto I VCXO 1 IVCXO 2 
--- --- --- MAN Oh' OFF ** --- 
--- --- --- --- MAN OFF os 
A M= Min ON ON AUTO Oh' OFF 
A Min M U  ON ON AUTO OFF os 
Max Max ON OFF AUTO OK OFF 
M U  Max OFF ON AUTO OFF os 
A The system must be reset and returned to start after changing the AGC level. 
** --- 'I Indicates a "don't care" condition, 
REV SIZE CODE I O t N T  NO. OllAWlWO NO. 
A 12436 Z l U ( i O 1 5  
t 
B 
1 20 SCALC SMELT .. 
312 
3.7.2.2 MFR IF OUTPUT 
To verify proper connection between the non-simulated IF output and the input to the Range 
Demodulator, place the system in the NORMAL mode and insert a signal at 110 MHz with 
a level of 0 dB into 50 ohms at 513 (System). Measure the level at the input to the Range 
Demodulator and insure that the insertion loss is less than 3 dE!. 
lator is A2 J59 (J59 in the H. F. Processor). 
The input to the Range Demodu- 
3.7.2.3 VCXO SIGNAL INPUT 
Place the system in the NORMAL inode and insert a signal at 132.4 MHz and +2 dEm into 
50 ohms into the VCXO 1 input 514 (Syvtem). Place the MFR VCXO control on High Frequency 
Processor to M.4N E: VCXO 1. Measure the voltage at A' A20P3-4 (2106320 board in the High 
Frequency Processo:). The voltage wil l  be C dBm miniinum. 
Check the operation for the VCXO 2 signal by placing the 132.4 MHz signal into J15 (System). 
and placing the VCXO l/VCXO 2 switch to VCXO 2. Measure the voltage at A2 A20P3-4. The 
voltage will be 0 dBm minimum. 
NOTE: The VCXO indicators were checked in Section 3.7.2.1. 
3.7.2.4 MFR SYNTHESIZER INPUT 
With the cystem in the BYPASS SIMULATE mode, measure and record the voltage at 
A2 A12P3-3 (2106230 board of the High Frequency Processor). 
Place the system in ti.d NORMAL mode and insert a signal into J16 (System) at 170.6 MHz 
with a level of +2 dBm into 50 ohms. Measure and record the voltage at A2 A12P3-3. The 
voltage wi l l  be within t 2 dB of the level measured with the system in the BYPASS SIMULATE 
mode. 
3.7.3 TRACKING DATA FORBLATTER 
These tests demonstrate that the system meets the interface requirements tu bhe Tracking 
Data Formatter. The test simulator is used extensively during this test. The system shall 
be in the B P A S S  SIMULATE, LOCAL CONTROL mode of operalion during this I,&. 
NOW,: For this test, only indicators in the TDF MONITOR section of the test set 
will be observed. 
i 
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3.7.3.1 RANGE DATA 
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Data to demonstrate long term range accuracy is recorded and analyzed with ii computer. 
For a visual check of the TDF output, the range can be readout on the test set range readout 
and cor,ipured to the front panel readout of the system. 
3.7.3.2 COPPLER DATA 
Data to demonstrate long term doppler accuracy is recorded and analyzed with a computer. 
For a visual check of the TDF output, the doppler frequency can be read out on the test set 
doppler readout and compared to the front panel readout of the systim. 
3.7.3.3 RANGE GRANULARITY 
Depending on the major tone selected, the follawing inc" 
See Table 111. 
' test set shall illuminate. 
i 
MAJOR TONE SELECTED 
500 kHz 
1 V O  kHz 
20 kHz 
TABLE TU. 
TEST SEI INDICATOF ON 
500 
100 
20 
-
-
-
3.7.3.4 RANGE ACQUIRED 
When the range i s  acquired, the RANGE ACQ indicator oil the test set will illuminate. The ,'€I #?'-GI: 
ACQ COMPL" indicator on the Digital Processor will also illuminate. 
---, -- 
I I r 
I 
I 
c 
3.7.3.5 DOPPLER GOOD/'3AD 
k'hen doppler data is g m d ,  the DOPPLER COOD indicator on the test set will illuminate. 
When the data is bad, the indicator will exi..Auish. The indicator can be forced to either 
condition by the LOCK 1, LOCK 2 switches on the test set. These switches simulate the MFR 
LOCK signal. When LOCK 1 .and LOCK 2 are OFF, the DOPPLL. BAD indicator wil l  illuminate 
When LOCK 1 and LOCK 2 are ON, the DOPPLER GOOD indicator w i l l  illumhte. 
3.7.3.6 DOPPLER Olii WAY/'IU'O WAY 
When the "one-way/lwo way" switch on the Digital Processor front -1 is in the "one-wayvt 
position, the 1-WAY indicator on the test set will illumirlate. When the switch is in the Two- 
way" position, the 2-WAY indicator on the test set will illuminate. 
3.7.3.7 MODULATION OY/WF 
'.Vheh the modulation is OFF 
the modula,ic.. mife!i is in the 
"MI ON indicator on the tcst set will Le extinguished. If 
psition, the indic3or w i l l  illuminate. 
3.7.3.8 DATA READY 
When  he Ranging Equip, - t  at is operating and da:k is available, the DATA READY indicator 
on the test set w i l l  flash on and off at a 10 Hz rak. 
3.7.3.t VCO CHANQ/DOPPLER BAD 
M o ~ t o r  535 on the test set with a scope. 3epress the RESET button on the DIGITAL 
PP9CESSOR a d  then place the system in the START mode. Observe ++at the pulse is as shom 
in Figure 9. 
FIGURE 9.  
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3.7.4 COMPUTER INTERFACE 
CODE IDEM1 NO.  D R A W I N G  NO. 
2106015 12436 
This test demonstrates thst the system interface fulfills the requirement of the specification. 
3.7.4.1 COMPUTER COYTROLLED & MONITORED FUNCTIONS 
The following functions are both controlled and monitored h_v the c o q d t e r .  For these func- 
tions, the system test set will  be used to place the system in a certain mode and inaicators 
on the test set  and system will monitor that the function has indeed been selected. Set 
switches and monitor indicators as shown in Table IV. 
The system is in the Computer Control Mode for this test. 
3.7.4.2 COMPUTER MONITORED FUNCTIONS 
All of the Computer Monitored functions w e i e  checked in the computer mode of operation in 
!kction 3.7.4.1. In this test, the system is placed in the LOCAL mode and the system is 
manually operated and outputs to the computer are monitored by indicators on the test set. 
Set switches and verify indicators as shown in Table V. 
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STDN RANGING EQUIPMENT 
D.V.T. DATA SHEETS 
SYSTEM S/N DATE 
OPERATOR 
Q/la REPRESENTATIVE 
SYSTEM ACCEPTED 0 
SYSTEMREJECTED 0 
2106015 
Sheet 27 
LIST OF TEST EQUIPMENT 
DESCRIPTION 
Tape ?ecorder, Sangamo Model 3500 
IRK B Time Code Generator 
Oscilloscope Tektronix 475 Oscilloscope 
Computing Counter, HP5360A 
Time Interval Unit, HP5379A 
RF Voltmeter, HP413A 
Spectrum Analyzer, HP8551A/851A 
Test Set, General Dynamics/Electronics P/N 2106960 
Attenuator, Kay Model 30-0 
Noise Generator, GD/Electronics P/N 2106988 
Tape for Kecorder, Scotch 871-1-3600 IRH 
Frequency Synthesizer, HP5105A 
Synthesizer Driver, HP5 105B 
Signal Generator, HP606A 
Power Supply +5V, 7 Amps 
Power Supply +SV, 3 Amps 
Power Supply -7.4V, 250 mA 
Ammeter, Weston 901 
Wave Analyzer, HPSlGA 
HP331A Distortior Analyzer 
Signal Combiner, GD/Electroilics P / N  210€987 
Power Meter, HP431C 
2106015 
Sheet 28 
APPENDIX C 
STDN RANGING EQUIPMENT 
DESIGN VERIFICATION 
TEST RESULTS 
SYSTEM S/N 001, 002, AND 013 
SYSTEM ACCEPTED 0 
SYSTEM RSJECTED 0 
LIST OF TEST EQUIPMENT 
DESCRIPTION t-) In b O e  (- 
Tape Recorder, Sangamo Model 3500 
IRIG B Time Code Generator 
Oscilloscope Tektronix 475 Oscilloscope 
Computing Counter, HP5360A 
Time Interval Unit, HPS379A 
RF Voltm.ter, HP413A 
Spectru-n Analyzer, HP85SlA/851A 
Test Set, General DynambdElectronics P/N 2106960 
Attenuator, Kay Model 30-0 
Noise Generator, GD/E<ectronics P/N 2106988 
Tape for Recorder, Scotch 871-1-3600 WH 
Frequency Synthesizer, HP5105A 
Synthesizer Driver, HP5105B 
Signal Generator, HPG06A 
Power Supply +5V, 7 Amps 
Power Supply +5V, 3 Amps 
Power Supply -?.4V, 250 mA 
Ammeter, Weston 901 
Wave Analyzer, HP310A . 
NP331A Distortion Analyzer 
S i p d  Combiner, CD/Electronics P/N 2106987 
Power Meter, HP431C 
S/N o/ 
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SYSTEM S/N 4??3 DATE 
OPERATOR 
Q/J REPRESENTA 
SYSTEM REJECTED 0 
LIST OF =ST EQUIPMENT 
DESCRIPTION S/N 
T3pe Recorder, Sangamo Model 3500 4 7&6/~3/  
IRIG B Time Codc Generator # /33 /39 
Oscilloscope Telitronk 4 i  5 Oscilloscope 4 7 E o  /!,3r 
Computing Ccunter, IIP5360A 
T h e  Interval Unit, HP5379A 
d? E A 97 77 
RF Voltmeter, r;flOEU9JW 
Spectrum Analyzer, 11 x4-a #7Ed/19f 
Test Set, General Dynamics/Electronics P/N 2106960 f h O d / * 3  
Attenuator, Kay Model 30-0 ?$I (dw- 
Ndse Generator, GDhIectronics P/N 2106938 fim 8 d/JC. 
.or Recorder, Sccrch 871-1-3GOO IRH 
E rtyuency Synthesizer, HP5105A # 7p ddq' 
Syathesizer Driver, HP510SB #>Ebb 9/g 
Signal Generator, H- # 7Eads'/p 6 6 P .  
a -
T
-
 
I I - H :J 

-
.
3
 
c, 
.I 
6 
I
 
I
 
I
 
-
 
I
 
I- 
r c 
P
 
ab 
gJG 
t t 



